

# DATA HANDBOOK

Small-signal  
Field-effect Transistors

B | 0 | 0 | K | S | C | 0 | 7 | 1 | 9 | 9 | 1

Philips Semiconductors



**PHILIPS**



## SMALL-SIGNAL FIELD-EFFECT TRANSISTORS

	<i>page</i>
<b>Selection guide</b>	
N-channel junction field-effect transistors	
general purpose . . . . .	4
for differential amplifiers . . . . .	5
for switching . . . . .	6
P-channel junction field-effect transistors for switching . . . . .	7
N-channel single-gate MOS-FETs for switching . . . . .	8
N-channel dual-gate MOS-FETs . . . . .	9
N-channel vertical D-MOS-FETs for switching . . . . .	10
P-channel vertical D-MOS-FETs for switching . . . . .	12
<b>Type number survey . . . . .</b>	<b>14</b>
<b>General</b>	
Pro-electron type designation code for semiconductor devices . . . . .	19
Rating systems . . . . .	21
Scattering parameters . . . . .	23
TO-92 variant transistors on tape . . . . .	25
Tape and reel specification . . . . .	29
Soldering recommendations SOT23, SOT143 and SOT89 envelopes . . . . .	33
Soldering recommendations SOT103 envelope . . . . .	37
Thermal characteristics of SOT23 and SOT143 envelopes . . . . .	39
<b>Device data in alpha-numerical sequence</b>	
Junction FETs . . . . .	45
MOS-FETs, single gate . . . . .	259
MOS-FETs, dual gate . . . . .	291
Vertical D-MOS-FETs . . . . .	403
<b>Accessories . . . . .</b>	<b>685</b>



## SELECTION GUIDE

# Small-signal field-effect transistors

# Selection guide

## INTRODUCTION

The following tables represent our complete range of small-signal field-effect transistors, grouped according to main application area.

### N-channel junction field-effect transistors, general purpose

TYPE NUMBER	ENVELOPE	$\pm V_{DS}$ (V)	CHARACTERISTICS					REMARKS	PAGE
			$I_G$ (mA)	$I_{DSS}$ min. - max. (mA)	$-V_{(P)GS}$ (V)	$ y_{fs} $ min. $f = 1$ kHz (mS)	$C_{rs}$ (pF)		
BC264A BC264B BC264C BC264D	TO-92 var.	30	10	2 - 4.5 3.5 - 6.5 5 - 8 7 - 12	> 0.5	2.5 3 3.5 4	1.2	hi-fi amplifiers and AF equipment	45
BF245A BF245B BF245C	TO-92 var.	30	10	2 - 6.5 6 - 15 12 - 25	> 8	3 - 6.5	1.1	DC, LF and HF amplifiers	51
BF246A BF246B BF246C	TO-92 var.	25	10	30 - 80 60 - 140 110 - 250	0.6 - 14.5	8	3.5	VHF and UHF amplifiers; general purpose switching	63
BF247A BF247B BF247C	TO-92 var.	25	10	30 - 80 60 - 140 110 - 250	0.6 - 14.5	8	3.5	VHF and UHF amplifiers; general purpose switching	63
BF256A BF256B BF256C	TO-92 var.	30	10	3 - 70 6 - 13 11 - 18	7.5	4.5	0.7	VHF and UHF applications	65
BF410A BF410B BF410C BF410D	TO-92 var.	20 (note 1)	10	0.7 - 3 2.5 - 7 6 - 12 10 - 18	typ. 0.8 typ. 1.5 typ. 2.2 typ. 3	2.5 4 6 7	0.3	RF stages FM portables RF stages car radios RF stages mains radios mixer stages	77
BF510 BF511 BF512 BF513	SOT23	20	10	0.7 - 3 2.5 - 7 6 - 12 10 - 18	typ. 0.8 typ. 1.5 typ. 2.2 typ. 3	2.5 4 6 7	0.3	RF stages FM portables RF stages car radios RF stages mains radios mixer stages	81
BFR30 BFR31	SOT23	25	5	4 - 10 1 - 5	5 2.5	1 - 4 1.5 - 4.5	0.85	low-level, general purpose amplifiers	95
BFR101A BFR101B	SOT143	30	10	0.2 - 1.5 1 - 5	1 2.5	1.2 2.5	- -	source follower	105
BFR200	SOT143	30	10	0.2 - 3.5	2	1.3	-	source follower	107

# Small-signal field-effect transistors

# Selection guide

TYPE NUMBER	ENVELOPE	$\pm V_{DS}$ (V)	CHARACTERISTICS					REMARKS	PAGE
			$I_G$ (mA)	$I_{DSS}$ min. - max. (mA)	$-V_{(P)GS}$ (V)	$ y_{fs} $ min. f = 1 kHz (mS)	$C_{rs}$ (pF)		
BFT46	SOT23	25	5	0.2 - 1.5	1.2	1	0.85	general purpose amplifier	117
BFW10 BFW11	TO-72	30	10	8 - 20 4 - 10	8 6	3.5 - 6.5 3 - 6.5	0.6	broad band up to 300 MHz and differential ampl.	125
BFW12 BFW13	TO-72	30	5	1 - 5 0.2 - 1.5	2.5 1.2	2 1	0.6	low current, low voltage applications	137
BFW61	TO-72	25	10	2 - 20	8	2 - 6.5	< 2	general purpose amplifier	147
2N3822	TO-72	50	10	2 - 10	6	3 - 6.5	< 3	general purpose HF amplifier	213
2N3823	TO-72	30	10	4 - 20	8	3.5 - 6.5	< 2	industrial IF/RF amplifier	215

**Note**

1. Asymmetrical.

**N-channel junction field-effect transistors for differential amplifiers, ( $\pm V_{DS} = 30$  V)**

Envelope for BFQ types: TO-71; for BFS types: SOT52.

TYPE NUMBER	RATINGS		CHARACTERISTICS								PAGE	
	individual transistor	total device	individual transistor				total device					
	$I_G$ (mA)	$I_G$ (mA)	$I_{DSS}$ (mA)		$-V_{(P)GS}$ (V)		$ \Delta V_{GS} $ max. (mV)	$ \frac{d\Delta V_{GS}}{dT} $ max. ( $\mu V/K$ )	$ \Delta \frac{1}{g_{fs}} $ max. ( $\Omega$ )	$ \Delta \frac{g_{os}}{g_{fs}} $ max. ( $\mu V/V$ )		CMRR min. (dB)
			min.	max.	min.	max.						
BFQ10							5	5	6	18	95	87
BFQ11						10	5	6	30	90		
BFQ12						10	10	12	30	85		
BFQ13	-	10	0.5	10	0.5	3.5	10	20	12	30	85	
BFQ14							15	20	12	30	80	
BFQ15							20	40	20	30	80	
BFQ16							50	50	30	100	80	
BFS21 BFS21A	10	0.5	1	-	-	6	20	75	15	1000	60	111
							10	40	7.5	500	66	

# Small-signal field-effect transistors

# Selection guide

## N-channel junction field-effect transistors for switching

TYPE NUMBER	ENVELOPE	RATINGS		CHARACTERISTICS								PAGE
		$V_{DS}$ (V)	$I_G$ (mA)	$I_{DSS}$ (mA)		$-V_{(P)GS}$ (V)		$R_{DS(on)}$ max. ( $\Omega$ )	$C_{rs}$ max. (pF)	$t_{on}$ max. (ns)	$t_{off}$ max. (ns)	
				min.	max.	min.	max.					
BSR56	SOT23	40	50	50	-	4	10	25	-	9	25	149
BSR57				20	100	2	6	40	5	10	50	
BSR58				8	80	0.8	4	60	-	20	100	
BSV78	TO-18	40	50	50	-	3.75	11	25	-	10	10	153
BSV79				20	-	2	7	40	5	18	16	
BSV80				10	-	1	5	60	-	30	32	
J108	SOT54	25	50	80	-	3	10	8	-	-	-	161
J109				40	-	2	6	12	15	-	-	
J110				10	-	0.5	4	18	-	-	-	
J111	TO-92	40	50	20	-	3	10	30	-	-	-	167
J112				5	-	1	5	50	-	-	-	
J113				2	-	0.5	3	100	-	-	-	
PMBF4391	SOT23	40	50	50	150	4	10	30	-	-	20	175
PMBF4392				25	75	2	5	60	3.5	15	35	
PMBF4393				5	30	0.5	3	100	-	-	50	
PMBFJ108	SOT54	25	50	80	-	3	10	8	-	-	-	179
PMBFJ109				40	-	2	6	12	15	-	-	
PMBFJ110				10	-	0.5	4	18	-	-	-	
PMBFJ111	SOT23	40	50	20	-	3	10	30	-	-	-	185
PMBFJ112				5	-	1	5	50	-	-	-	
PMBFJ113				2	-	0.5	3	100	-	-	-	
PN4391	TO-92	40	50	50	150	4	10	30	-	-	20	195
PN4392				25	100	2	5	60	5	15	35	
PN4393				5	60	0.5	3	100	-	-	50	
PZFJ108	SOT54	25	50	80	-	3	10	8	-	-	-	199
PZFJ109				40	-	2	6	12	15	-	-	
PZFJ110				10	-	0.5	4	18	-	-	-	
2N3966	TO-72	30	10	2	-	4	6	220	1.5	120	100	217
2N4091	TO-18	40	10	30	-	5	10	30	-	25	40	221
2N4092				15	-	2	7	50	5	35	60	
2N4093				8	-	1	5	80	-	60	80	
2N4391	TO-18	50	50	50	150	4	10	30	-	-	20	233
2N4392				25	75	2	5	60	3.5	15	35	
2N4393				5	30	0.5	3	100	-	-	50	



## Small-signal field-effect transistors

## Selection guide

TYPE NUMBER	ENVELOPE	RATINGS		CHARACTERISTICS								PAGE
		$V_{DS}$ (V)	$I_G$ (mA)	$I_{DSS}$ (mA)		$-V_{(P)GS}$ (V)		$R_{DS(on)}$ max. ( $\Omega$ )	$C_{rs}$ max. (pF)	$t_{on}$ max. (ns)	$t_{off}$ max. (ns)	
				min.	max.	min.	max.					
2N4856	TO-18	40	50	50	–	4	10	25	8	9	25	241
2N4857		40		20	100	2	6	40		10	50	
2N4858		40		8	80	0.8	4	60		20	100	
2N4859		30		50	–	4	10	25		9	25	
2N4860		30		20	100	2	6	40		10	50	
2N4861		30		8	80	0.8	4	60		20	100	

### P-channel junction field-effect transistors for switching

TYPE NUMBER	ENVELOPE	RATINGS		CHARACTERISTICS								PAGE
		$V_{DS}$ (V)	$I_G$ (mA)	$I_{DSS}$ (mA)		$-V_{(P)GS}$ (V)		$R_{DS(on)}$ max. ( $\Omega$ )	$C_{rs}$ max. (pF)	$t_{on}$ max. (ns)	$t_{off}$ max. (ns)	
				min.	max.	min.	max.					
J174	TO-92	30	50	20	135	5	10	85	4	7	15	171
J175				7	70	3	6	125		15	30	
J176				2	35	1	4	250		35	35	
J177				1.5	20	0.8	2.25	300		45	40	
PMBFJ174	SOT23	30	50	20	135	5	10	85	4	7	15	191
PMBFJ175				7	70	3	6	125		15	30	
PMBFJ176				2	35	1	4	250		35	35	
PMBFJ177				1.5	20	0.8	2.25	300		45	40	

## N-channel, single gate MOS-FETs for switching

TYPE NUMBER	ENVELOPE	RATINGS		CHARACTERISTICS								PAGE
		$V_{DS}$ (V)	$I_D$ (mA)	$I_{DSS}$ (mA)		$-V_{(P)GS}$ (V) (note 1)		mode	$R_{DS(on)}$ max. ( $\Omega$ )	$C_{rs}$ typ. (pF)	$t_{on}/t_{off}$ typ. (ns)	
				min.	max.	min.	max.					
BFR29	TO-72	30 (note 2)	20	10	40	0.5	3.5	depl.	–	0.4	–	259
BSD12	TO-72	20	50	–	–	–	2	depl.	30	0.6	1/5	267
BSD22	SOT143	20	50	–	–	–	2	depl.	30	0.6	1/5	271
BSD212	TO-72	10	50	–	–	0.1	2	enh.	70	0.6	1/5	275
BSD213		10										
BSD214		20										
BSD215		20										
BSS83	SOT143	10	50	–	–	0.1	2	enh.	45	0.6	1/5	279
BSV81	TO-72	30 (note 2)	25	–	–	–	–	depl.	100	0.5	–	283

### Notes

1. Enhancement types  $V_{GS(th)}$ .
2.  $V_{DS}/V_{SB}$ .

## Small-signal field-effect transistors

## Selection guide

### N-channel, dual gate MOS-FETs

All types protected against excessive input voltage surges, except BF980A and BF994S.

TYPE NUMBER	ENVELOPE	RATINGS		CHARACTERISTICS							REMARKS	PAGE
		$V_{DS}$ (V)	$I_D$ (mA)	$I_{DSS}$ (mA)		$-V_{(PG)1-S}$ max. (V)	$ y_{fs} $ f = 1 kHz min. (mS)	$C_{is}$ typ. (pF)	$C_{os}$ typ. (pF)	F typ. (dB)		
				min.	max.							
BF960	SOT103	20	20	2	20	2.7	9.5	1.8	0.9	2.8	UHF	291
BF964S	SOT103	20	30	4	20	2.5	15	2.5	1	1	VHF	295
BF965	SOT103	20	30	2	20	2.5	15	2.5	1	1	VHF	301
BF966S	SOT103	20	30	4	20	2.5	15	2.3	0.8	1.8	UHF	305
BF980A	SOT103	18	30	-	-	1.3	18	2.6	1.1	2	UHF	311
BF981	SOT103	20	20	4	25	2.5	10	2.1	1.1	1	VHF	317
BF982	SOT103	20	40	-	-	1.3	20	4	2	1.2	VHF	325
BF988	SOT103	12	30	2	18	2.5	21	2.1	1.05	1	VHF & UHF	329
BF989	SOT143	20	20	2	20	2.7	9.5	1.8	0.9	2.8	UHF	341
BF990A	SOT143	18	30	-	-	1.3	18	2.6	1.2	2.8	UHF	345
BF990AR	SOT143R	18	30	-	-	1.3	18	-	1.2	2	UHF	349
BF991	SOT143	20	20	4	25	2.5	10	2.1	1.1	0.7	VHF	351
BF992	SOT143	20	40	-	-	1.3	20	4	2	1.2	VHF	355
BF992R	SOT143R	20	40	-	-	1.3	20	-	2	1.2	VHF	361
BF994S	SOT143	20	30	4	20	2.5	15	2.5	1	1	VHF	363
BF996S	SOT143	20	30	4	20	2.5	15	2.3	0.8	1.8	UHF	367
BF997	SOT143	20	30	2	20	2.5	15	2.5	1	1	VHF	371
BF998	SOT143	12	30	2	18	2.5	21	2.1	1.05	1	VHF & UHF	375
BF998R	SOT143R	12	30	2	18	2.5	21	2.1	1.05	1	VHF & UHF	385
BFR84	TO-72	20	50	20	55	3.8	12	5.5	3.5	2.3	general purpose	395

# Small-signal field-effect transistors

# Selection guide

## N-channel vertical D-MOS-FETs for switching

TYPE NUMBER	ENVELOPE	RATINGS				CHARACTERISTICS						PAGE
		V <sub>DS</sub> (V)	I <sub>D</sub> (mA)	P <sub>tot</sub> (mW)	at T <sub>amb</sub> (°C)	V <sub>GS(th)</sub> (V)	R <sub>DS(on)</sub> (Ω)		at I <sub>D</sub> (mA)	at V <sub>GS</sub> (V)	t <sub>on</sub> /t <sub>off</sub> max. (ns)	
							typ.	max.				
BS107	TO-92 var.	200	120	500	25	1.8 (typ.)	15	28	20	2.6	10/10	403
BS107A	TO-92 var.	200	250	600	25	1 - 3	4.5	6.4	250	10	5/15	411
BS170	TO-92 var.	60	500	830	25	0.8 - 3	2.5	5	200	10	10/10	415
BSN204	SOT54	200	250	1000	25	0.4 - 1.8	5	8	100	2.8	10/30	429
BSN204A	SOT54	200	250	1000	25	0.4 - 1.8	5	8	100	2.8	10/30	429
BSN205	TO-92 var.	200	300	1000	25	0.8 - 2.8	3.5	6	400	10	10/20	435
BSN205A	TO-92 var.	200	300	1000	25	0.8 - 2.8	3.5	6	400	10	10/20	435
BSN254	TO-92 var.	250	300	1000	25	0.8 - 2.2	4.5	10	20	2.4	—	439
BSN254A	TO-92 var.	250	300	1000	25	0.8 - 2.2	4.5	10	20	2.4	—	439
BSN274	TO-92 var.	270	250	1000	25	0.8 - 2	6.5	14	20	2.4	10/30	443
BSN274A	TO-92 var.	270	250	1000	25	0.8 - 2	6.5	14	20	2.4	10/30	443
BSP103	SOT223	35	700	1500	25	0.8 - 2	1.5	5	300	5	10/15	449
BSP105		60	500	1500	25	0.8 - 2	1.8	5			10/15	
BSP109		90	450	1500	25	0.8 - 2	2.5	5.3			10/15	
BSP106	SOT223	60	425	1500	25	0.8 - 3	2.5	4	200	10	5/15	455
BSP107	SOT223	200	200	1500	25	0.8 - 2.4	20	28	20	2.6	10/20	463
BSP108	SOT223	80	500	1500	25	1.5 - 3.5	2	3	500	10	8/15	471
BSP110	SOT223	80	325	1500	25	0.8 - 2.8	7	10	150	5	5/10	475
BSP120	SOT223	200	250	1500	25	0.8 - 2.8	7	12	250	10	6/20	479
BSP121	SOT223	200	350	1500	25	0.8 - 2.8	4.5	6	400	10	10/20	483
BSP126	SOT223	250	350	1500	25	0.8 - 2	5	10	20	2.4	10/30	489
BSS87	SOT89	200	280	1000	25	0.8 - 2.8	4.5	6	400	10	10/25	537
BSS89	TO-92 var.	200	300	1000	25	0.8 - 2.8	4.5	6	400	10	—	541
BSS91	TO-18	200	350	1500	25 (note 1)	0.8 - 2.8	4.5	6	400	10	15/25	545
BST70A	TO-92 var.	80	500	1000	25	1.5 - 3.5	2	4	500	10	10/15	581
BST72A	TO-92 var.	80	300	830	25	1.5 - 3.5	7	10	150	5	10/10	585
BST74A	TO-92 var.	200	300	1000	25	0.8 - 2.8	6	12	250	10	10/25	589
BST76A	TO-92 var.	180	300	1000	25	0.7 - 2.7	7	10	15	3	10/15	593
BST78	TO-126	450	750	15000	75 (note 2)	2 - 4	10	14	100	10	10/100	597
BST80	SOT89	80	500	1000	25	1.5 - 3.5	2	4	500	10	10/15	601
BST82	SOT23	80	175	300	25	1.5 - 3.5	7	10	150	5	10/10	605
BST84	SOT89	200	250	1000	25	0.8 - 2.8	6	12	250	10	10/25	609
BST86	SOT89	180	300	1000	25	0.7 - 2.7	7	10	15	3	10/15	613

# Small-signal field-effect transistors

# Selection guide

TYPE NUMBER	ENVELOPE	RATINGS				CHARACTERISTICS						PAGE
		$V_{DS}$ (V)	$I_D$ (mA)	$P_{tot}$ (mW)	at $T_{amb}$ (°C)	$V_{GS(th)}$ (V)	$R_{DS(on)}$ ( $\Omega$ )		at $I_D$ (mA)	at $V_{GS}$ (V)	$t_{on}/t_{off}$ max. (ns)	
							typ.	max.				
PH6659	TO-92 var.	35	750	1000	25	0.8 - 2	1.5	5	300	5	10/10	633
PH6660		60	500				1.8	5				
PH6661		90	500				2.4	5.3				
PMBF107	SOT23	200	100	250	25	0.8 - 2.4	20	28	20	2.6	10/20	637
PMBF170	SOT23	60	250	300	25	0.8 - 3	2.5	5	200	10	10/15	645
VN2406L	TO-92 var.	240	210	1000	25	0.8 - 2	—	6	500	10	10/30	649
VN2410L	TO-92 var.	240	150	1000	25	0.8 - 2	—	10	100	2.5	10/30	657
2N6659	TO-39	35	1400	6250	25 (note 2)	0.8 - 2	1.5	5	300	5	10/20	665
2N6660		60	1100				1.8	5				
2N6661		90	900				2.4	5.3				
2N7000	TO-92 var.	60	280	830	25	0.8 - 3	2.5	5.3	75	4.5	10/10	669
2N7002	SOT23	60	180	300	25	0.8 - 3	2.5	5.3	75	4.5	10/15	677

### Notes

1.  $T_{case}$ .
2.  $T_{mb}$ .

# Small-signal field-effect transistors

## Selection guide

### P-channel vertical D-MOS-FETs for switching

TYPE NUMBER	ENVELOPE	RATINGS				CHARACTERISTICS						PAGE
		$V_{DS}$ (V)	$I_D$ (mA)	$P_{tot}$ (mW)	at $T_{amb}$ (°C)	$V_{GS(th)}$ (V)	$R_{DS(on)}$ ( $\Omega$ )		at $I_D$ (mA)	at $V_{GS}$ (V)	$t_{on}/t_{off}$ max. (ns)	
							typ.	max.				
BS208	TO-92 var.	200	200	830	25	0.8 - 2.8	10	14	200	10	10/30	419
BS250	TO-92 var.	45	250	830	25	1.3 - 5	9	14	200	10	4/10	425
BSP204	TO-92 var.	200	250	1000	25	0.8 - 2.8	10	15	200	10	–	495
BSP204A	TO-92 var.	200	250	1000	25	0.8 - 2.8	10	15	200	10	–	495
BSP205	SOT223	60	275	1500	25	1.5 - 3.5	7.5	10	200	10	6/15	503
BSP206	SOT223	60	350	1500	25	1.5 - 3.5	4.5	6	200	10	8/25	507
BSP220	SOT223	200	225	1500	25	0.8 - 2.8	10	12	200	10	20/30	511
BSP225	SOT223	250	225	1500	25	0.8 - 2.8	10	15	200	10	10/30	519
BSP254	TO-92 var.	250	200	1000	25	0.8 - 2.8	10	15	200	10	10/30	527
BSP254A	TO-92 var.	250	200	1000	25	0.8 - 2.8	10	15	200	10	10/30	527
BSS92	TO-92 var.	200	250	1000	25	0.8 - 2.8	10	20	100	10	–	549
BSS192	SOT89	200	150	1000	25	0.8 - 2.8	10	20	100	10	10/30	573
BST100	TO-92 var.	60	300	1000	25	1.5 - 3.5	4.5	6	200	10	4/20	617
BST110	TO-92 var.	50	300	830	25	1.5 - 3.5	7.5	10	200	10	4/20	621
BST120	SOT89	60	300	1000	25	1.5 - 3.5	4.5	6	200	10	4/20	625
BST122	SOT89	50	250	1000	25	1.5 - 3.5	7.5	10	200	10	4/20	629

**TYPE NUMBER SURVEY**

## Small-signal field-effect transistors

## Type number survey

In this alphanumeric list we present all small-signal transistors mentioned in this handbook.

TYPE NUMBER	PAGE	TYPE NUMBER	PAGE	TYPE NUMBER	PAGE	TYPE NUMBER	PAGE
BC264A	45	BFQ11	87	BSP108	471	J108	161
BC264B	45	BFQ12	87	BSP109	449	J109	161
BC264C	45	BFQ13	87	BSP110	475	J110	161
BC264D	45	BFQ14	87	BSP120	479	J111	167
BF245A	51	BFQ15	87	BSP121	483	J112	167
BF245B	51	BFQ16	87	BSP126	489	J113	167
BF245C	51	BFR29	259	BSP204	495	J174	171
BF246A	63	BFR30	95	BSP204A	495	J175	171
BF246B	63	BFR31	95	BSP205	503	J176	171
BF246C	63	BFR84	395	BSP206	507	J177	171
BF247A	63	BFR101A	105	BSP220	511	PH6659	633
BF247B	63	BFR101B	105	BSP225	519	PH6660	633
BF247C	63	BFR200	107	BSP254	527	PH6661	633
BF256A	65	BFS21	111	BSP254A	527	PMBF107	637
BF256B	65	BFS21A	111	BSR56	149	PMBF170	645
BF256C	65	BFT46	117	BSR57	149	PMBF4391	175
BF410A	77	BFW10	125	BSR58	149	PMBF4392	175
BF410B	77	BFW11	125	BSS83	279	PMBF4393	175
BF410C	77	BFW12	137	BSS84	533	PMBFJ108	179
BF410D	77	BFW13	137	BSS87	537	PMBFJ109	179
BF510	81	BFW61	147	BSS89	541	PMBFJ110	179
BF511	81	BS107	403	BSS91	545	PMBFJ111	185
BF512	81	BS107A	411	BSS92	549	PMBFJ112	185
BF513	81	BS170	415	BSS100	553	PMBFJ113	185
BF960	291	BS208	419	BSS123	559	PMBFJ174	191
BF964S	295	BS250	425	BSS131	565	PMBFJ175	191
BF965	301	BSD12	267	BSS138	569	PMBFJ176	191
BF966S	305	BSD22	271	BSS192	573	PMBFJ177	191
BF980A	311	BSD212	275	BST70A	581	PN4391	195
BF981	317	BSD213	275	BST72A	585	PN4392	195
BF982	325	BSD214	275	BST74A	589	PN4393	195
BF988	329	BSD215	275	BST76A	593	PZFJ108	199
BF989	341	BSN204	429	BST78	597	PZFJ109	199
BF990A	345	BSN204A	429	BST80	601	PZFJ110	199
BF990AR	349	BSN205	435	BST82	605	VN2406L	649
BF991	351	BSN205A	435	BST84	609	VN2410L	657
BF992	355	BSN254	439	BST86	613	2N3819	205
BF992R	361	BSN254A	439	BST100	617	2N3820	209
BF994S	363	BSN274	443	BST110	621	2N3822	213
BF996S	367	BSN274A	443	BST120	625	2N3823	215
BF997	371	BSP103	449	BST122	629	2N3966	217
BF998	375	BSP105	449	BSV78	153	2N4091	221
BF998R	385	BSP106	455	BSV79	153	2N4092	221
BFQ10	87	BSP107	463	BSV80	153	2N4093	221



**Small-signal field-effect transistors****Type number survey**

<b>TYPE NUMBER</b>	<b>PAGE</b>	<b>TYPE NUMBER</b>	<b>PAGE</b>	<b>TYPE NUMBER</b>	<b>PAGE</b>	<b>TYPE NUMBER</b>	<b>PAGE</b>
2N4220	225	2N4392	233	2N4860	241	2N5486	253
2N4220A	225	2N4393	233	2N4861	241	2N6659	665
2N4221	225	2N4416	237	2N5116	245	2N6660	665
2N4221A	225	2N4416A	237	2N5460	249	2N6661	665
2N4222	225	2N4856	241	2N5461	249	2N7000	669
2N4222A	225	2N4857	241	2N5462	249	2N7002	677
2N4340	229	2N4858	241	2N5484	253		
2N4391	233	2N4859	241	2N5485	253		



## **GENERAL**

**Type designation**

**Rating systems**

**s-parameters**

**TO-92 variant transistors on tape**

**Tape and reel specification for**

**SOT-23, SOT-143 and SOT-89**

**Soldering recommendations for**

**SOT-23, SOT-143 and SOT-89**

**Soldering recommendations for**

**SOT-103**

**Thermal characteristics for**

**SOT-23 and SOT-143**



## PRO ELECTRON TYPE DESIGNATION CODE FOR SEMICONDUCTOR DEVICES

This type designation code applies to discrete semiconductor devices — as opposed to integrated circuits —, multiples of such devices and semiconductor chips.

“Although not all type numbers accord with the Pro Electron system, the following explanation is given for the ones that do.”

A basic type number consists of:

*TWO LETTERS FOLLOWED BY A SERIAL NUMBER*

### FIRST LETTER

The first letter gives information about the material used for the active part of the devices.

- A. GERMANIUM or other material with band gap of 0,6 to 1,0 eV.
- B. SILICON or other material with band gap of 1,0 to 1,3 eV.
- C. GALLIUM-ARSENIDE or other material with band gap of 1,3 eV or more.
- R. COMPOUND MATERIALS (e.g. Cadmium-Sulphide).

### SECOND LETTER

The second letter indicates the function for which the device is primarily designed.

- A. DIODE; signal, low power
- B. DIODE; variable capacitance
- C. TRANSISTOR; low power, audio frequency ( $R_{th\ j-mb} > 15\ K/W$ )
- D. TRANSISTOR; power, audio frequency ( $R_{th\ j-mb} \leq 15\ K/W$ )
- E. DIODE; tunnel
- F. TRANSISTOR; low power, high frequency ( $R_{th\ j-mb} > 15\ K/W$ )
- G. MULTIPLE OF DISSIMILAR DEVICES — MISCELLANEOUS; e.g. oscillator
- H. DIODE; magnetic sensitive
- L. TRANSISTOR; power, high frequency ( $R_{th\ j-mb} \leq 15\ K/W$ )
- N. PHOTO-COUPLER
- P. RADIATION DETECTOR; e.g. high sensitivity phototransistor
- Q. RADIATION GENERATOR; e.g. light-emitting diode (LED)
- R. CONTROL AND SWITCHING DEVICE; e.g. thyristor, low power ( $R_{th\ j-mb} > 15\ K/W$ )
- S. TRANSISTOR; low power, switching ( $R_{th\ j-mb} > 15\ K/W$ )
- T. CONTROL AND SWITCHING DEVICE; e.g. thyristor, power ( $R_{th\ j-mb} \leq 15\ K/W$ )
- U. TRANSISTOR; power, switching ( $R_{th\ j-mb} \leq 15\ K/W$ )
- X. DIODE: multiplier, e.g. varactor, step recovery
- Y. DIODE; rectifying, booster
- Z. DIODE; voltage reference or regulator (transient suppressor diode, with third letter W)

## SERIAL NUMBER

Three figures, running from 100 to 999, for devices primarily intended for consumer equipment.\*  
One letter (Z, Y, X, etc.) and two figures, running from 10 to 99, for devices primarily intended for industrial/professional equipment.\*

This letter has no fixed meaning except W, which is used for transient suppressor diodes.

## VERSION LETTER

It indicates a minor variant of the basic type either electrically or mechanically. The letter never has a fixed meaning, except letter R, indicating reverse voltage, e.g. collector to case or anode to stud.

## SUFFIX

Sub-classification can be used for devices supplied in a wide range of variants called associated types. Following sub-coding suffixes are in use:

### 1. VOLTAGE REFERENCE and VOLTAGE REGULATOR DIODES: *ONE LETTER and ONE NUMBER*

The LETTER indicates the nominal tolerance of the Zener (regulation, working or reference) voltage

- A. 1% (according to IEC 63: series E96)
- B. 2% (according to IEC 63: series E48)
- C. 5% (according to IEC 63: series E24)
- D. 10% (according to IEC 63: series E12)
- E. 20% (according to IEC 63: series E6)

The number denotes the typical operating (Zener) voltage related to the nominal current rating for the whole range.

The letter 'V' is used instead of the decimal point.

### 2. TRANSIENT SUPPRESSOR DIODES: *ONE NUMBER*

The NUMBER indicates the maximum recommended continuous reversed (stand-off) voltage  $V_R$ . The letter 'V' is used as above.

### 3. CONVENTIONAL and CONTROLLED AVALANCHE RECTIFIER DIODES and THYRISTORS: *ONE NUMBER*

The NUMBER indicates the rated maximum repetitive peak reverse voltage ( $V_{RRM}$ ) or the rated repetitive peak off-state voltage ( $V_{DRM}$ ), whichever is the lower. Reversed polarity is indicated by letter R, immediately after the number.

### 4. RADIATION DETECTORS: *ONE NUMBER*, preceded by a hyphen (—)

The NUMBER indicates the depletion layer in  $\mu\text{m}$ . The resolution is indicated by a version LETTER.

### 5. ARRAY OF RADIATION DETECTORS and GENERATORS: *ONE NUMBER*, preceded by a stroke (/).

The NUMBER indicates how many basic devices are assembled into the array.

\* When these serial numbers are exhausted the serial number for consumer types may be extended to four figures, and that for industrial types to three figures.

## RATING SYSTEMS

The rating systems described are those recommended by the International Electrotechnical Commission (IEC) in its Publication 134.

### DEFINITIONS OF TERMS USED

*Electronic device.* An electronic tube or valve, transistor or other semiconductor device.

**Note**

This definition excludes inductors, capacitors, resistors and similar components.

*Characteristic.* A characteristic is an inherent and measurable property of a device. Such a property may be electrical, mechanical, thermal, hydraulic, electro-magnetic, or nuclear, and can be expressed as a value for stated or recognized conditions. A characteristic may also be a set of related values, usually shown in graphical form.

*Bogey electronic device.* An electronic device whose characteristics have the published nominal values for the type. A bogey electronic device for any particular application can be obtained by considering only those characteristics which are directly related to the application.

*Rating.* A value which establishes either a limiting capability or a limiting condition for an electronic device. It is determined for specified values of environment and operation, and may be stated in any suitable terms.

**Note**

Limiting conditions may be either maxima or minima.

*Rating system.* The set of principles upon which ratings are established and which determine their interpretation.

**Note**

The rating system indicates the division of responsibility between the device manufacturer and the circuit designer, with the object of ensuring that the working conditions do not exceed the ratings.

### ABSOLUTE MAXIMUM RATING SYSTEM

Absolute maximum ratings are limiting values of operating and environmental conditions applicable to any electronic device of a specified type as defined by its published data, which should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking no responsibility for equipment variations, environmental variations, and the effects of changes in operating conditions due to variations in the characteristics of the device under consideration and of all other electronic devices in the equipment.

The equipment manufacturer should design so that, initially and throughout life, no absolute maximum value for the intended service is exceeded with any device under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, equipment control adjustment, load variations, signal variation, environmental conditions, and variations in characteristics of the device under consideration and of all other electronic devices in the equipment.

## **DESIGN MAXIMUM RATING SYSTEM**

Design maximum ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking responsibility for the effects of changes in operating conditions due to variations in the characteristics of the electronic device under consideration.

The equipment manufacturer should design so that, initially and throughout life, no design maximum value for the intended service is exceeded with a bogey device under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, variation in characteristics of all other devices in the equipment, equipment control adjustment, load variation, signal variation and environmental conditions.

## **DESIGN CENTRE RATING SYSTEM**

Design centre ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under normal conditions.


These values are chosen by the device manufacturer to provide acceptable serviceability of the device in average applications, taking responsibility for normal changes in operating conditions due to rated supply voltage variation, equipment component variation, equipment control adjustment, load variation, signal variation, environmental conditions, and variations in the characteristics of all electronic devices.

The equipment manufacturer should design so that, initially, no design centre value for the intended service is exceeded with a bogey electronic device in equipment operating at the stated normal supply voltage.



## SCATTERING PARAMETERS

In distinction to the conventional  $h$ ,  $y$  and  $z$ -parameters,  $s$ -parameters relate to travelling wave conditions. The figure below shows a two-port network with the incident and reflected waves  $a_1$ ,  $b_1$ ,  $a_2$  and  $b_2$ .



$$a_1 = \frac{V_{i1}}{\sqrt{Z_0}} \qquad a_2 = \frac{V_{i2}}{\sqrt{Z_0}} \qquad 1)$$

$$b_1 = \frac{V_{r1}}{\sqrt{Z_0}} \qquad b_2 = \frac{V_{r2}}{\sqrt{Z_0}}$$

$Z_0$  = characteristic impedance of the transmission line in which the two-port is connected.

$V_i$  = incident voltage

$V_r$  = reflected (generated) voltage

The four-pole equations for  $s$ -parameters are:

$$b_1 = s_{11}a_1 + s_{12}a_2$$

$$b_2 = s_{21}a_1 + s_{22}a_2$$

Using the subscripts  $i$  for 11,  $r$  for 12,  $f$  for 21 and  $o$  for 22, it follows that:

$$s_i = s_{11} = \left. \frac{b_1}{a_1} \right|_{a_2 = 0}$$

$$s_r = s_{12} = \left. \frac{b_1}{a_2} \right|_{a_1 = 0}$$

$$s_f = s_{21} = \left. \frac{b_2}{a_1} \right|_{a_2 = 0}$$

$$s_o = s_{22} = \left. \frac{b_2}{a_2} \right|_{a_1 = 0}$$

1) The squares of these quantities have the dimension of power.

## S-PARAMETERS

The s-parameters can be named and expressed as follows:

$s_i = s_{11}$  = Input reflection coefficient.

The complex ratio of the reflected wave and the incident wave at the input, under the conditions  $Z_1 = Z_0 = 50 \Omega$  and  $V_{s2} = 0$ .

$s_r = s_{12}$  = Reverse transmission coefficient.

The complex ratio of the generated wave at the input and the incident wave at the output, under the conditions  $Z_s = Z_0 = 50 \Omega$  and  $V_{s1} = 0$ .

$s_f = s_{21}$  = Forward transmission coefficient.

The complex ratio of the generated wave at the output and the incident wave at the input, under the conditions  $Z_1 = Z_0 = 50 \Omega$  and  $V_{s2} = 0$ .

$s_o = s_{22}$  = Output reflection coefficient.


The complex ratio of the reflected wave and the incident wave at the output, under the conditions  $Z_s = Z_0 = 50 \Omega$  and  $V_{s1} = 0$ .

TO-92 VARIANT TRANSISTORS ON TAPE

MECHANICAL DATA

Fig. 1 (see table below).

Dimensions in mm



Item	Symbol	Specifications				Remarks
		min.	nom.	max.	tol.	
Body width	A <sub>1</sub>	4,0		4,8		
Body height	A	4,8		5,2		
Body thickness	T	3,9		4,2		
Pitch of component	P		12,7		± 1	
Feed hole pitch	P <sub>0</sub>		12,7		± 0,3	Cumulative pitch error 1,0 mm/20 pitch
Feed hole centre to component centre	P <sub>2</sub>		6,35		± 0,4	To be measured at bottom of clinch
Distance between outer leads	F		5,08		+ 0,6 - 0,2	
Component alignment	Δh		0	1		At top of body
Tape width	W		18		± 0,5	
Hold-down tape width	W <sub>0</sub>		6		± 0,2	
Hole position	W <sub>1</sub>		9		+ 0,7 - 0,5	
Hold-down tape position	W <sub>2</sub>		0,5		± 0,2	
Lead wire clinch height	H <sub>0</sub>		16		± 0,5	
Component height	H <sub>1</sub>			32,25		
Length of snapped leads	L			11,0		
Feed hole diameter	D <sub>0</sub>		4		± 0,2	
Total tape thickness	t			1,2		t <sub>1</sub> 0,3-0,6
Lead-to-lead distance	F <sub>1</sub> , F <sub>2</sub>		2,54		+ 0,4 - 0,1	
Clinch height	H <sub>2</sub>			3		
Pull-out force	(p)	6N				

# TAPE

## PACKING

The transistors are supplied on tape in boxes (ammopack) or on reels. The number per reel is 1600 and per ammobox 2000\*.




Fig. 2 Dimensions (in mm) of reel and box.

## DROPOUTS

A maximum of 0,5% of the specified number of transistors in each packing may be missing. Up to 3 consecutive components may be missing provided the gap is followed by 6 consecutive components.

**TAPE SPLICING**

Slice the carrier tape on the back and/or front so that the feed hole pitch ( $P_0$ ) is maintained (see Fig. 3).




Fig. 3 Jointing tape with splicing patch.

- \* The ammobox has 80 layers of 25 transistors each.  
Each layer contains 25 transistors plus one empty position in order to fold the layer correctly.  
The ammobox is accessible from both sides enabling the user to choose between "normal" (see Fig. 2) and "reverse" tape.



## TAPE AND REEL SPECIFICATION

Semiconductors in SOT-23, SOT-143 and SOT-89 encapsulations can be delivered in reel packing for automatic placement on hybrid circuits and printed circuit boards. The devices are placed with the mounting side downwards in compartments.

A separate reel packing for SOT-89 encapsulation is given in Fig. 3.





Fig. 1 Configuration of bandolier. Dimensions in mm.

Compartment		tol.	Centre line dimensions		tol.	
length	$A_0$ component length	+0,2	length direction	$P_2$	2,0 ± 0,05	
width	$B_0$ component width	+0,2	width direction	$F$	3,5 ± 0,05	
depth	$K_0$	0,95 ± 0,2	Fixing tape	width	$W_1$	5,5 ± 0,25
width outside	$B_1$	3,3 max.		thickness	—	0,1 max.
pitch	$P$	4,0 ± 0,1	Carrier tape	width	$W$	8,0 ± 0,2
deviation	$\Theta$	15° max.		bending	$\delta$	0,3 max.
hole diameter	$D_1$	1 min.	thickness	$t$	0,4 max.	
Sprocket hole			Overall thickness	$K$	1,5 max.	
diameter	$D_0$	1,5 ± 0,1				
pitch	$P_0$	4,0 ± 0,1				
distance	$E$	1,75 ± 0,1				
cumulative (10) pitch error		± 0,1				



7Z85816

Fig. 2 Configuration of reel and flange (dimensions in mm).

Flange			tol.	Hub			tol.
diameter	A	180	+0 -2	diameter	B	62	± 1,5
thickness	t	1,5	+0,5 -0,1	spindle hole	C	12,75	+0,15 -0
space between flanges	W	9,5	± 0,5	key slit			
				width	E	2	± 0,5
				depth	U	4	± 0,5
				location	O	120	degrees

**Amount of devices per reel**


The bandolier of a 180 mm reel contains at least 3000 devices with no more than 15 empty compartments (0,5%). Three consecutive empty places might be found provided this gap is followed by 6 consecutive devices.

The carrier tape (leader) starts with at least 75 empty positions (equivalent to 300 mm); the covering foil is at least 300 mm. In order to fix the carrier tape a self-adhesive tape of 20 to 50 mm is applied.

At the end of the bandolier (trailer) at least 75 empty positions (equivalent to a length of 300 mm) and 300 mm foil. For fixing onto the reel a self-adhesive tape of 20 to 50 mm is applied.



Semiconductors in SOT-89 encapsulations can also be delivered in reel packing for automatic placement on hybrid circuits and printed circuit boards. The devices are placed with the mounting side downwards in compartments. Total number of devices per reel is 1000.



7295864

Fig. 3 Configuration of bandolier. Dimensions in mm.

Compartment		tol.		Centre line dimensions		tol.	
length	A <sub>0</sub> component length			length direction	P <sub>2</sub>	2,0	± 0,05
width	B <sub>0</sub> component width			width direction	F	5,5	± 0,1
depth	K <sub>0</sub> component depth			<b>Fixing tape</b>			
width outside	B <sub>1</sub>	5,7	max.	width	W <sub>1</sub>	9,5	max.
pitch	P	8,0	± 0,1	thickness	T <sub>1</sub>	0,1	max.
deviation	⊖	± 5°	max.	<b>Carrier tape</b>			
hole diam.	D <sub>1</sub>	1,5	min.	width	W	12	± 0,2
<b>Sprocket hole</b>				bending	δ	0,3	max.
diameter	D <sub>0</sub>	1,5	+ 0,1	thickness	T	0,4	max.
pitch	P <sub>0</sub>	4,0	± 0,1	<b>Overall thickness</b>			
distance	E	1,75	± 0,1	distance	K	2,4	max.
cumulative (10)					G	1,8	min.
pitch error			± 0,1				



## SOLDERING RECOMMENDATIONS

### SOT-23, SOT-143 AND SOT-89 ENVELOPES

SOT-23, SOT-143 and SOT-89 devices are ideally suited for placement onto thick and thin film substrates and printed circuit boards.

To assure reliable and consistent connections particular attention should be paid to:

#### 1. Flux

A non-active flux is recommended. Where active fluxes are employed, great care in subsequent substrate cleaning must be exercised.

#### 2. Metal-alloy solder or solder paste

Correct choice of solder alloy or solder paste to be employed e.g. 62% Sn, 36% Pb, 2% Ag or 60% Sn/40% Pb. Any paste used should contain at least 85% metal dry weight.

#### 3. Soldering temperature

This will vary according to the actual method employed.

### REFLOW SOLDERING

The preferred technique for mounting microminiature components on hybrid thick and thin-film is the method of reflow soldering.

The tags of SOT-23, SOT-143 and SOT-89 envelopes are pre-tinned and the best results are obtained if a similar solder is applied to the corresponding soldering areas on the substrate. This can be done by either dipping the substrate in a solder bath or by screen printing a solder paste.

The maximum temperature of the leads or tab during the soldering cycle should not exceed 285 °C. The most economic method of soldering is a process in which all different components are soldered simultaneously for example SOT-23, SOT-143 or SOT-89 devices, capacitors and resistors.

Having first been fluxed, all components are positioned on the substrate. The slight adhesive force of the flux is sufficient to keep the components in place. Solder paste contains a flux and has therefore good inherent adhesive properties which eases positioning of the components.

With the components in position the substrate is heated to a point where the solder begins to flow. This can be done on a heating plate or on a conveyor belt running through an infrared tunnel. The maximum allowed temperature of the plastic body of a device must be kept below 280 °C during the soldering cycle. For further temperature behaviour during the soldering process see Figs 2 and 3.

The surface tension of the liquid solder tends to draw the tags of the device towards the centre of the soldering area and has thus a correcting effect on slight mispositionings. However, if the layout leaves something to be desired the same effect can result in undesirable shifts; particularly if the soldering areas on the substrate and the components are not concentrically arranged. This problem can be solved using a standard contact pattern, which leaves sufficient scope for the self-positioning effect (see Figs 4 and 5).

After cooling the connections may be visually inspected and, where necessary, repaired with a light soldering iron. Finally any remaining flux must be removed carefully.

### WAVE SOLDERING

The normal (dual) wave soldering process can also be applied to SOT-23 and SOT-143 envelopes. We do not recommend SOT-89 for wave soldering.

### IMMERSION SOLDERING

Where a complete substrate or printed circuit board is immersed in solder:

- The temperature of the soldering bath should not exceed 280 °C.
- The duration of the soldering cycle should not exceed 10 seconds.
- Forced cooling may be applied (see Fig. 1).

### HAND SOLDERING

It is possible to solder microminiature devices with a light hand-held soldering iron, but this method has obvious drawbacks and should therefore be restricted to laboratory use and/or incidental repairs on production circuits.

- It is time-consuming and expensive.
- The device cannot be positioned accurately and therefore the connecting tags may come into contact with the substrate and damage it.
- There is a great risk of breaking either substrate or even internal connections inside the encapsulation.
- The envelope may be damaged by the iron.





Fig. 1 Device temperature during *immersion* soldering.

Maximum time of immersion in soldering bath is 10 seconds at an ambient temperature of 25 °C.

a = free convection cooling; b = forced cooling.

$T_{b \text{ max}}$  = maximum bath temperature (280 °C).

$T_m$  = melting temperature of solder (179 °C).



a = free convection cooling.

b = permissible forced cooling.

$T_{l\ max}$  = Maximum lead or tab temperature = 285 °C.

$T_m$  = Melting point of the solder is 179 °C.

$T_{amb}$  = 25 °C.

Time of heat supply:

without preheating max. 14 s

with preheating max. 10 s

Maximum time of preheating 45 s

Fig. 2 Reflow soldering without preheating.




Fig. 3 Reflow soldering with preheating.

# SOLDERING RECOMMENDATIONS

Minimum required dimensions of metal connection pads on hybrid thick and thin-film substrates.

Dimensions in mm




Fig. 4 SOT-23 pattern.




Fig. 5 SOT-89 pattern.




Fig. 6 SOT-143 pattern.

## SOLDERING RECOMMENDATIONS SOT-103

Transistors in SOT-103 envelopes may be mounted with leads flat (Fig. 1) or bent (Figs 2 and 3). Different soldering procedures apply for the different styles of mounting.

### FLAT-LEAD MOUNTING

#### Soldering by hand

Avoid putting any force on the leads during or just after soldering.

Solder the four leads one at a time, *not* simultaneously.

Proceed from one lead to the adjacent lead, *not* to the opposite one.




Fig. 1

Solder temperature	max.	300 °C
Soldering time	max.	5 s
Solder-to-case distance	min.	2 mm

### BENT-LEAD MOUNTING

If leads are bent, all four may be soldered simultaneously if desired.




Fig. 2

Solder temperature	max.	300 °C
Soldering time	max.	10 s

### DIP OR WAVE SOLDERING

When dip or wave soldering, the maximum allowable temperature of the solder is 260 °C. This temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds. The device may be mounted up to the lead projections, but the temperature of the body must not exceed the specified storage maximum.




Fig. 3

Solder temperature	max.	260 °C
Soldering time	max.	5 s





## THERMAL CHARACTERISTICS OF SOT-23 AND SOT-143 ENVELOPES

The heat generated in a semiconductor chip normally flows by various paths to the surroundings (ambient).





Fig. 1.

7Z89072.A

1. Heat radiation from the envelope to ambient (1).  
This heat transfer can be neglected when the envelope is mounted on a substrate or printed circuit board.
2. Heat transmission via leads (2) soldering points (3) and substrate (4).



7Z89073

Fig. 2 Thermal behaviour of heat flow when the device is mounted on a substrate or printed-circuit board.

- $R_{th\ j-t}$  = Thermal resistance from junction to tab.
- $R_{th\ t-s}$  = Thermal resistance from tab to soldering points.
- $R_{th\ s-a}$  = Thermal resistance from soldering points to ambient.
- $R_{th\ j-a}$  = Thermal resistance from junction to ambient.

## Heat transfer directly from envelope to ambient

This depends on the difference between the temperatures of envelope and the surroundings. When the device is mounted on a substrate or printed-circuit board direct heat flow can usually be neglected in relation to the heat flow via leads and substrate.

Thus the thermal model can be as in Fig. 3.




Fig. 3 Basic thermal model.

### Heat transfer from junction to tab

This is an internal heat transfer and has been measured. In general it is:

for high-frequency transistors, low-power diodes and (MOS) FETs	60 K/W
for low-frequency and switching transistors	50 K/W
for low-frequency medium-power transistors	30 K/W

### Heat transfer from tab to soldering points

This value has also been measured for SOT-23 with $P_{tot} < 350$ mW	280 K/W
for types of semiconductors in this envelope with $P_{tot} < 425$ mW	260 K/W
for types of semiconductors in a SOT-143 envelope this value is	310 K/W

### Heat transfer from soldering points to ambient

This depends on the shape and material of tracks and substrate. In figures 4 and 5 standard mounting conditions are given to set up the maximum power ratings for SOT-23 and SOT-143 encapsulations.




Fig. 4 Test circuits SOT-23 and SOT-143 mounting conditions on a ceramic substrate.




Fig. 5 Heat transfer from soldering points to ambient.

**1. Ceramic substrate**

Point A on the curve in Fig. 5 is for an area of the ceramic substrate of 8 mm x 10 mm x 0,7 mm for the maximum rating of all high-frequency, low-frequency and switching transistors and also for all diodes.

Point B on the curve in Fig. 5 is for an area of the ceramic substrate of 15 mm x 15 mm x 0,7 mm for the maximum rating of low-frequency medium-power semiconductors.

**2. Printed-circuit board**

$R_{th s-a} = 150$  K/W for SOT-23 and SOT-143 envelopes mounted on a printed-circuit board.

The values for the thermal resistance from junction to tab, and tab to soldering points, are mentioned on page 2 and Fig. 5.

The formula for devices in SOT-23 with one crystal can be generalized:

$$T_j = P (R_{th\ j-t} + R_{th\ t-s} + R_{th\ s-a}) + T_{amb}$$





Fig. 6 Thermal model of SOT-23 envelopes with one crystal.

Fig. 7 Thermal model of SOT-23 envelopes with two crystals (double diode).

The formulae for devices with two crystals (double diodes) are:

$$T_{tab} = P_{tot} \cdot (R_{th\ t-s} + R_{th\ s-a}) + T_{amb} = P_{tot} (280 + 90) + T_{amb}$$

$$T_{j1} = (P_1 \times R_{th\ j-t}) + T_{tab} = P_1 \cdot 60 + T_{tab}$$

$$T_{j2} = (P_2 \times R_{th\ j-t}) + T_{tab} = P_2 \cdot 60 + T_{tab}$$

As mentioned on page 2:

$R_{th\ j-t}$  for diodes is 60 K/W.

$R_{th\ s-a}$  (area 8 mm x 10 mm x 0,7 mm) = 90 K/W.

$R_{th\ t-s}$  for all semiconductors in SOT-23 = 280 K/W.

Thus:

$$T_{j1} = 60 P_1 + 370 P_{tot} + T_{amb}$$

$$T_{j2} = 60 P_2 + 370 P_{tot} + T_{amb}$$

DEVICE DATA  
J-FETs



## N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Symmetrical N-channel planar epitaxial junction field-effect transistors in a plastic TO-92 variant; intended for hi-fi amplifiers and other audio-frequency equipment.

### QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Total power dissipation up to $T_{amb} = 75\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	300 mW
Junction temperature	$T_j$	max.	150 $^{\circ}\text{C}$
Drain current $V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$		2 to 12 mA
Transfer admittance (common source) $V_{DS} = 15\text{ V}; V_{GS} = 0; f = 1\text{ kHz}$	$ Y_{fs} $	typ.	3,5 mS
Noise figure at $V_{DS} = 15\text{ V}; V_{GS} = 0$ $f = 1\text{ kHz}; R_G = 1\text{ M}\Omega$	F	<	2 dB

### MECHANICAL DATA

Dimensions in mm


Fig. 1 TO-92 variant.

Pinning:

1 = drain

2 = source

3 = gate



Note: Drain and source are interchangeable

**RATINGS** Limiting values in accordance with the Absolute Maximum System (IEC134)

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Drain-gate voltage (open source)	$V_{DGO}$	max.	30	V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30	V
Gate current	$I_G$	max.	10	mA
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	300	mW
Storage temperature range	$T_{stg}$		-65 to +150	$^\circ\text{C}$
Junction temperature	$T_j$	max.	150	$^\circ\text{C}$
<b>THERMAL RESISTANCE</b>				
From junction to ambient in free air	$R_{th\ j-a}$	=	250	K/W



## CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

		BC264A	B	C	D	
Gate cut-off current						
$-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS}$	< 5	5	5	5	nA
Drain current						
$V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$	> 2,0	3,5	5,0	7,0	mA
		< 4,5	6,5	8,0	12,0	mA
Gate-source breakdown voltage						
$-I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS}$	> 30	30	30	30	V
Gate-source voltage						
$I_D = 200\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$	$-V_{GS}$	> 0,4	0,4	0,4	0,4	V
$I_D = 1,0\text{ mA}; V_{DS} = 15\text{ V}$	$-V_{GS}$	> 0,2	-	-	-	V
		< 1,2	-	-	-	V
$I_D = 1,5\text{ mA}; V_{DS} = 15\text{ V}$	$-V_{GS}$	> -	0,4	-	-	V
		< -	1,4	-	-	V
$I_D = 2,5\text{ mA}; V_{DS} = 15\text{ V}$	$-V_{GS}$	> -	-	0,5	-	V
		< -	-	1,5	-	V
$I_D = 3,5\text{ mA}; V_{DS} = 15\text{ V}$	$-V_{GS}$	> -	-	-	0,6	V
		< -	-	-	1,6	V
Gate-source cut-off voltage						
$I_D = 10\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$	> 0,5	0,5	0,5	0,5	V
y-parameters at $T_{amb} = 25\text{ }^\circ\text{C}$						
$V_{DS} = 15\text{ V}; V_{GS} = 0; f = 1\text{ kHz}$						
Transfer admittance	$ y_{fs} $	> 2,5	3,0	3,5	4,0	mS
$V_{DS} = 15\text{ V}; -V_{GS} = 1\text{ V}; f = 1\text{ MHz}$						
Input capacitance	$C_{is}$	typ.	4,0			pF
Feedback capacitance	$C_{rs}$	typ.	1,2			pF
Output capacitance	$C_{os}$	typ.	1,6			pF
Noise figure at $f = 1\text{ kHz}; R_G = 1\text{ M}\Omega$						
$V_{DS} = 15\text{ V}; V_{GS} = 0; T_{amb} = 25\text{ }^\circ\text{C}$	F	typ.	0,5			dB
		<	2			dB
Equivalent noise voltage at $T_{amb} = 25\text{ }^\circ\text{C}$						
$V_{DS} = 15\text{ V}; V_{GS} = 0; f = 10\text{ Hz}$	$V_n/\sqrt{B}$	typ.	40			nV/ $\sqrt{\text{Hz}}$




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9

## N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

General purpose symmetrical N-channel planar epitaxial junction field-effect transistors in a plastic TO-92 variant; intended for applications in l.f. and d.c. amplifiers, and in h.f. amplifiers.

### QUICK REFERENCE DATA


Drain-source voltage	$\pm V_{DS}$	max.	30 V
Gate-source voltage (open drain)	$-V_{GS0}$	max.	30 V
Total power dissipation up to $T_{amb} = 75\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	300 mW
Drain current $V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$	BF245A/0	A   B   C
		> 0,5	2,0   6   12 mA
	< 2,1	6,5   15   25 mA	
Gate-source cut-off voltage $I_D = 10\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$		0,25 to 8,0 V
Feedback capacitance at $f = 1\text{ MHz}$ $V_{DS} = 20\text{ V}; -V_{GS} = 1\text{ V}; T_{amb} = 25\text{ }^{\circ}\text{C}$	$C_{rs}$	typ.	1,1 pF
Transfer admittance (common source) $V_{DS} = 15\text{ V}; V_{GS} = 0; f = 1\text{ kHz}; T_{amb} = 25\text{ }^{\circ}\text{C}$	$ Y_{fs} $		3,0 to 6,5 mS

### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.

Pinning:  
1 = drain  
2 = source  
3 = gate



Note: Drain and source are interchangeable

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Drain-gate voltage (open source)	$V_{DGO}$	max.	30 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30 V
Drain current	$I_D$	max.	25 mA
Gate current	$I_G$	max.	10 mA
Power dissipation			
up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	300 mW
up to $T_{amb} = 90\text{ }^\circ\text{C}$	$P_{tot}$	max.	300 mW 1)
Storage temperature	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air	$R_{th\ j-a}$	=	250 K/W
From junction to ambient	$R_{th\ j-a}$	=	200 K/W

**CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Gate cut-off current

$-V_{GS} = 20\text{ V}; V_{DS} = 0$   
 $-V_{GS} = 20\text{ V}; V_{DS} = 0; T_j = 125\text{ }^\circ\text{C}$

$-I_{GSS}$	< 5	5	5 nA
$-I_{GSS}$	< 0,5	0,5	0,5 $\mu\text{A}$

Drain current 2)

$V_{DS} = 15\text{ V}; V_{GS} = 0$

$I_{DSS\ 3)}$	> 2	6,0	12 mA
	< 6,5	15,0	25 mA

Gate-source breakdown voltage

$-I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$

$-V_{(BR)GSS}$	> 30	30	30 V
----------------	------	----	------

Gate-source voltage

$I_D = 200\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$

$-V_{GS\ 3)}$	> 0,4	1,6	3,2 V
	< 2,2	3,8	7,5 V

1) Transistor mounted on printed-circuit board, maximum lead length 3 mm, mounting pad for drain lead minimum 10 mm x 10 mm.

2) Measured under pulse conditions:  $t_p = 300\text{ }\mu\text{s}; \delta \leq 0,02$ .

3) BF245A/0:  $I_{DSS} = 0,5\text{ to }2,1\text{ mA}; -V_{GS} = 0,2\text{ to }1,0\text{ V}$   
 BF245A/1:  $I_{DSS} = 1,9\text{ to }3,0\text{ mA}; -V_{GS} = 0,4\text{ to }1,0\text{ V}$   
 BF245A/2:  $I_{DSS} = 3,0\text{ to }4,5\text{ mA}; -V_{GS} = 0,7\text{ to }1,4\text{ V}$   
 BF245A/3:  $I_{DSS} = 4,5\text{ to }6,5\text{ mA}; -V_{GS} = 1,1\text{ to }2,2\text{ V}$ .

Gate-source cut-off voltage

$I_D = 10 \text{ nA}; V_{DS} = 15 \text{ V}$

y-parameters at  $T_{amb} = 25 \text{ }^\circ\text{C}$  (common source)

$V_{DS} = 15 \text{ V}; V_{GS} = 0$

$f = 1 \text{ kHz}$

Transfer admittance

$-V_{(P)GS} \quad 0,25 \text{ to } 8,0 \text{ V}$

Output admittance

$|Y_{fs}| \quad 3,0 \text{ to } 6,5 \text{ mS}$

$|Y_{os}| \quad \text{typ. } 25 \text{ } \mu\text{S}$

$f = 200 \text{ MHz}$

Input conductance

$g_{is} \quad \text{typ. } 250 \text{ } \mu\text{S}$

Reverse transfer admittance

$|Y_{rs}| \quad \text{typ. } 1,4 \text{ mS}$

Transfer admittance

$|Y_{fs}| \quad \text{typ. } 6 \text{ mS}$

Output conductance

$g_{os} \quad \text{typ. } 40 \text{ } \mu\text{S}$

$V_{DS} = 20 \text{ V}; -V_{GS} = 1 \text{ V}$

$f = 1 \text{ MHz}$

Input capacitance

$C_{is} \quad \text{typ. } 4,0 \text{ pF}$

Feedback capacitance

$C_{rs} \quad \text{typ. } 1,1 \text{ pF}$

Output capacitance

$C_{os} \quad \text{typ. } 1,6 \text{ pF}$

Cut-off frequency \*

$V_{DS} = 15 \text{ V}; V_{GS} = 0$

$f_{gfs} \quad \text{typ. } 700 \text{ MHz}$

Noise figure at  $f = 100 \text{ MHz}; R_G = 1 \text{ k}\Omega$  (common source)

$V_{DS} = 15 \text{ V}; V_{GS} = 0; T_{amb} = 25 \text{ }^\circ\text{C}$

input tuned to minimum noise

$F \quad \text{typ. } 1,5 \text{ dB}$

\* The frequency at which  $g_{fs}$  is 0,7 of its value at 1 kHz.




Fig. 2






Fig. 3






Fig. 4






Fig. 7




Fig. 8




Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14




Fig. 15




Fig. 16




Fig. 17




Fig. 18





## N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Symmetrical n-channel planar epitaxial junction field-effect transistors in plastic TO-92 variants, intended for VHF and UHF amplifiers, mixers and general purpose switching.

### QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	25 V		
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	250 mW		
Drain current $V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$		A	B	C
		min.	30	60	110 mA
		max.	80	140	250 mA
Gate-source cut-off voltage $I_D = 10\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$		0.6 to 14.5 V		
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}$	$C_{rs}$	typ.	3.5 pF		
Transfer admittance (common source) $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; f = 1\text{ kHz}$	$ y_{fs} $	min.	8 mS		


### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.


#### Pinning (BF246):

- 1 = drain
- 2 = gate
- 3 = source



#### Pinning (BF247):

- 1 = drain
- 2 = source
- 3 = gate



Note: Drain and source are interchangeable

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	25 V
Gate current	$I_G$	max.	10 mA
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	300 mW
Storage temperature range	$T_{stg}$		-65 to +150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air	$R_{th\ j-a}$	=	250 K/W
--------------------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_{amb} = 25\text{ }^\circ\text{C}$

		A	B	C
Gate cut-off current $-V_{GS} = 15\text{ V}; V_{DS} = 0$	$-I_{GSS}$	max. 5	5	5 nA
Drain current* $V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$	min. 30 max. 80	60 140	110 mA 250 mA
Gate-source breakdown voltage $-I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS}$	min. 25	25	25 V
Gate-source voltage $I_D = 200\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$	$-V_{GS}$	min. 1.5 max. 4.0	3.0 7.0	5.5 V 12.0 V
Gate-source cut-off voltage $I_D = 10\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$		0.6 to 14.5 V	
Transfer admittance (common source) $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; f = 1\text{ kHz}$	$ y_{fs} $	min. typ.		8 mS 17 mS
Capacitances at $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}$				
feed-back capacitance	$C_{rs}$	typ.		3.5 pF
input capacitance	$C_{is}$	typ.		11 pF
output capacitance	$C_{os}$	typ.		5 pF
Cut-off frequency** $V_{DS} = 15\text{ V}; V_{GS} = 0$	$f_{gfs}$	typ.		450 MHz

\* Measured under pulse conditions;  $t_p = 300\text{ }\mu\text{s}; \delta \leq 0.02$ .

\*\* The frequency at which  $g_{fs}$  is 0.7 of its value at 1 kHz.

## N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Symmetrical N-channel planar epitaxial junction field-effect transistors in a plastic TO-92 variant; intended for v.h.f. and u.h.f. applications.

### QUICK REFERENCE DATA


Drain-source voltage	$\pm V_{DS}$	max.	30 V	
Gate-source voltage (open drain)	$-V_{GS0}$	max.	30 V	
Total power dissipation up to $T_{amb} = 75\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	300 mW	
Drain current $V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$	BF256A	B	C
		> 3 < 7	6 13	11 18 mA
Feedback capacitance at $f = 1\text{ MHz}$ $V_{DS} = 20\text{ V}; -V_{GS} = 1\text{ V}; T_{amb} = 25\text{ }^{\circ}\text{C}$	$C_{rs}$	typ.	0,7 pF	
Transfer admittance (common source) $V_{DS} = 15\text{ V}; V_{GS} = 0; f = 1\text{ kHz}; T_{amb} = 25\text{ }^{\circ}\text{C}$	$ Y_{fs} $	>	4,5 mS	
Power gain at $f = 800\text{ MHz}$ $V_{DS} = 15\text{ V}; R_S = 47\text{ }\Omega$	$G_p$	typ.	11 dB	

### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.

Pinning;  
1 = drain  
2 = source  
3 = gate



Note: Drain and source are interchangeable

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Drain-gate voltage (open source)	$V_{DGO}$	max.	30 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30 V
Gate current	$I_G$	max.	10 mA
Total power dissipation			
up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	300 mW
up to $T_{amb} = 90\text{ }^\circ\text{C}$	$P_{tot}$	max.	300 mW 1)
Storage temperature	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air	$R_{th\ j-a}$	=	250 K/W
From junction to ambient	$R_{th\ j-a}$	=	200 K/W 1)

**CHARACTERISTICS**

$T_{amb} = 25\text{ }^\circ\text{C}$  unless otherwise specified

Gate cut-off current

$-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	5 nA
-------------------------------------	------------	---	------

Drain current 2)

$V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS\ 3)}$	>	3	6	11 mA
		<	7	13	18 mA

Gate-source breakdown voltage

$-I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$	$-V(BR)_{GSS}$	>	30 V
---	----------------	---	------

Gate-source voltage

$I_D = 200\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$	$-V_{GS\ 3)}$		0,5 to 7,5 V
--	---------------	--	--------------

1) Transistor mounted on printed-circuit board, maximum lead length 3 mm, mounting pad for drain lead minimum 10 mm x 10 mm.

2) Measured under pulse conditions:  $t_p = 300\text{ }\mu\text{s}; \delta \leq 0,02$ .

3) BF256B/1:  $I_{DSS} = 6\text{ to }8\text{ mA}; -V_{GS} = 1,4\text{ to }2,6\text{ V}$ .

## y-parameters (common source)

Transistor admittance at $f = 1$ kHz $V_{DS} = 15$ V; $V_{GS} = 0$	$ y_{fs} $	>	4,5 mS 1) 5 mS 1)
Output capacitance at $f = 1$ MHz $V_{DS} = 20$ V; $V_{GS} = 0$	$C_{os}$	typ.	1,2 pF
Feedback capacitance at $f = 1$ MHz $V_{DS} = 20$ V; $-V_{GS} = 1$ V	$C_{rs}$	typ.	0,7 pF
Cut-off frequency $V_{DS} = 15$ V; $V_{GS} = 0$	$f_{gfs}$	typ.	1 GHz 2)
Noise figure at $f = 800$ MHz $V_{DS} = 10$ V; $R_S = 47 \Omega$	F	typ.	7,5 dB
Power gain at $f = 800$ MHz $V_{DS} = 15$ V; $R_S = 47 \Omega$	$G_p$	typ.	11 dB

1) Measured under pulse conditions:  $t_p = 300 \mu s$ ;  $\delta \leq 0,02$ .2) The frequency at which  $g_{fs}$  is 0,7 of its value at 1 kHz.




Fig. 2




Fig. 3






Fig. 4








Fig. 7




Fig. 8




Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14




Fig. 15




Fig. 16




Fig. 17




Fig. 18



## N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Asymmetrical N-channel planar epitaxial junction field-effect transistors in a plastic TO-92 variant; intended for applications up to the VHF range.

These FETs can be supplied in four  $I_{DSS}$  groups. Special features are the low feedback capacitance and the low noise figure. Thanks to these special features the BF410 is very suitable for applications such as the RF stages in FM portables (type A), car radios (type B) and mains radios (type C) or the mixer stage (type D).

### QUICK REFERENCE DATA




Drain-source voltage	$V_{DS}$	max.	20	V			
Drain current (DC or average)	$I_D$	max.	30	mA			
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	300	mW			
Drain current $V_{DS} = 10\text{ V}; V_{GS} = 0$	$I_{DSS}$		<b>BF410A</b>	<b>B</b>	<b>C</b>	<b>D</b>	
		min.	0.7	2.5	6	10	mA
		max.	3.0	7.0	12	18	mA
Transfer admittance $V_{DS} = 10\text{ V}; V_{GS} = 0; f = 1\text{ kHz}$	$ y_{fs} $	min.	2.5	4	6	7	mS
Feedback capacitance $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{rs}$	typ.	0.5	0.5	—	—	pF
$V_{DS} = 10\text{ V}; I_D = 5\text{ mA}$	$C_{rs}$	typ.	—	—	0.5	0.5	pF
Noise figure at optimum source admittance $G_S = 1\text{ mS}; -B_S = 3\text{ mS}; f = 100\text{ MHz}$	F	typ.	1.5	1.5	—	—	dB
$V_{DS} = 10\text{ V}; I_D = 5\text{ mA}$	F	typ.	—	—	1.5	1.5	dB

### MECHANICAL DATA


Dimensions in mm

Fig. 1 TO-92 variant.

Pinning:  
1 = drain  
2 = source  
3 = gate



diameter within 2,5 max  
is uncontrolled



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20 V
Drain-gate voltage (open source)	$V_{DGO}$	max.	20 V
Drain current (DC or average)	$I_D$	max.	30 mA
Gate current	$\pm I_G$	max.	10 mA
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	300 mW
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air  $R_{th\ j-a} = 250\text{ K/W}$

**STATIC CHARACTERISTICS**

$T_{amb} = 25\text{ }^\circ\text{C}$

		BF410A	B	C	D	
Gate cut-off current $-V_{GS} = 0.2\text{ V}; V_{DS} = 0$	$-I_{GSS}$	max.	10	10	10	10 nA
Gate-drain breakdown voltage $I_S = 0; -I_D = 10\text{ }\mu\text{A}$	$-V_{(BR)GDO}$	min.	20	20	20	20 V
Drain current $V_{DS} = 10\text{ V}; V_{GS} = 0$	$I_{DSS}$	min.	0.7	2.5	6	10 mA
		max.	3.0	7.0	12	18 mA
Gate-source cut-off voltage $I_D = 10\text{ }\mu\text{A}; V_{DS} = 10\text{ V}$	$-V_{(P)GS}$	typ.	0.8	1.5	2.2	3 V



## DYNAMIC CHARACTERISTICS

Measuring conditions (common source):  $V_{DS} = 10\text{ V}$ ;  $V_{GS} = 0$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$  for BF410A and B  
 $V_{DS} = 10\text{ V}$ ;  $I_D = 5\text{ mA}$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$  for BF410C and D

## y-parameters (common source)

		BF410A	B	C	D
Input capacitance at $f = 1\text{ MHz}$	$C_{is}$ max.	5	5	5	5 pF
Input conductance at $f = 100\text{ MHz}$	$g_{is}$ typ.	100	90	60	50 $\mu\text{S}$
Feedback capacitance at $f = 1\text{ MHz}$	$C_{rs}$ typ.	0.5	0.5	0.5	0.5 pF
	$C_{rs}$ max.	0.7	0.7	0.7	0.7 pF
Transfer admittance at $f = 1\text{ kHz}$ $V_{GS} = 0$ instead of $I_D = 5\text{ mA}$	$ Y_{fs} $ min.	2.5	4.0	4.0	3.5 mS
	$ Y_{fs} $ min.	—	—	6.0	7.0 mS
Transfer admittance at $f = 100\text{ MHz}$	$ Y_{fs} $ typ.	3.5	5.5	5.0	5.0 mS
Output capacitance at $f = 1\text{ MHz}$	$C_{os}$ max.	3	3	3	3 pF
Output conductance at $f = 1\text{ MHz}$	$g_{os}$ max.	60	80	100	120 $\mu\text{S}$
Output conductance at $f = 100\text{ MHz}$	$g_{os}$ typ.	35	55	70	90 $\mu\text{S}$
Noise figure at optimum source admittance $G_S = 1\text{ mS}$ ; $-B_S = 3\text{ mS}$ ; $f = 100\text{ MHz}$	F typ.	1.5	1.5	1.5	1.5 dB




Fig. 2  $V_{GS} = 0$  for BF410A and BF410B;  
 $I_D = 5$  mA for BF410C and BF410D;  
 $f = 1$  MHz;  $T_{amb} = 25$  °C.




Fig. 3  $V_{DS} = 10$  V;  $f = 1$  kHz;  $T_{amb} = 25$  °C; typical values.

## N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Asymmetrical N-channel planar epitaxial junction field-effect transistors in the miniature plastic envelope intended for applications up to the v.h.f. range in hybrid thick and thin-film circuits. Special features are the low feedback capacitance and the low noise figure. These features make the product very suitable for applications such as the r.f. stages in f.m. portables (BF510), car radios (BF511) and mains radios (BF512) or the mixer stage (BF513).

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	20	V		
Drain current (DC or average)	$I_D$	max.	30	mA		
Total power dissipation up to $T_{amb} = 40\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	250		mW	
			BF510	511	512	513
Drain current $V_{DS} = 10\text{ V}; V_{GS} = 0$	$I_{DSS}$	>	0.7	2.5	6	10 mA
		<	3.0	7.0	12	18 mA
Transfer admittance (common source) $V_{DS} = 10\text{ V}; V_{GS} = 0; f = 1\text{ kHz}$	$ y_{fs} $	>	2.5	4	6	7 mS
Feedback capacitance $V_{DS} = 10\text{ V}; V_{GS} = 0$ $V_{DS} = 10\text{ V}; I_D = 5\text{ mA}$	$C_{rs}$	typ.	0.3	0.3	—	— pF
	$C_{rs}$	typ.	—	—	0.3	0.3 pF
Noise figure at optimum source admittance $G_S = 1\text{ mS}; -B_S = 3\text{ mS}; f = 100\text{ MHz}$ $V_{DS} = 10\text{ V}; V_{GS} = 0$ $V_{DS} = 10\text{ V}; I_D = 5\text{ mA}$	F	typ.	1.5	1.5	—	— dB
	F	typ.	—	—	1.5	1.5 dB



### MECHANICAL DATA

SOT23.

See also *Soldering recommendations*.

**MECHANICAL DATA**

Fig. 1 SOT23.




TOP VIEW

Dimensions in mm

**Pinning**

- 1 = gate
- 2 = drain
- 3 = source



**Marking code**

- BF510 = S6p
- BF511 = S7p
- BF512 = S8p
- BF513 = S9p

7296885

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20 V
Drain-gate voltage (open source)	$V_{DGO}$	max.	20 V
Drain current (DC or average)	$I_D$	max.	30 mA
Gate current	$\pm I_G$	max.	10 mA
Total power dissipation up to $T_{amb} = 40\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	250 mW
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	430 K/W
-----------------------------------	---------------	---	---------

**Note**

1. Mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

## STATIC CHARACTERISTICS

 $T_{amb} = 25\text{ }^{\circ}\text{C}$ 

			BF510	511	512	513
Gate cut-off current $-V_{GS} = 0.2\text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	10	10	10	10 nA
Gate-drain breakdown voltage $I_S = 0; -I_D = 10\text{ }\mu\text{A}$	$-V_{(BR)GDO}$	>	20	20	20	20 V
Drain current $V_{DS} = 10\text{ V}; V_{GS} = 0$	$I_{DSS}$	>	0.7	2.5	6	10 mA
		<	3.0	7.0	12	18 mA
Gate-source cut-off voltage $I_D = 10\text{ }\mu\text{A}; V_{DS} = 10\text{ V}$	$-V_{(P)GS}$	typ.	0.8	1.5	2.2	3 V

## DYNAMIC CHARACTERISTICS

Measuring conditions (common source):  $V_{DS} = 10\text{ V}; V_{GS} = 0; T_{amb} = 25\text{ }^{\circ}\text{C}$  for BF510 and BF511 $V_{DS} = 10\text{ V}; I_D = 5\text{ mA}; T_{amb} = 25\text{ }^{\circ}\text{C}$  for BF512 and BF513

y-parameters (common source)

			BF510	511	512	513
Input capacitance at $f = 1\text{ MHz}$	$C_{is}$	<	5	5	5	5 pF
Input conductance at $f = 100\text{ MHz}$	$g_{is}$	typ.	100	90	60	50 $\mu\text{S}$
Feedback capacitance at $f = 1\text{ MHz}$	$C_{rs}$	typ.	0.3	0.3	0.3	0.3 pF
		<	0.4	0.4	0.4	0.4 pF
Transfer admittance at $f = 1\text{ kHz}$ $V_{GS} = 0$ instead of $I_D = 5\text{ mA}$	$ y_{fs} $	>	2.5	4.0	4.0	3.5 mS
		>	—	—	6.0	7.0 mS
Transfer admittance at $f = 100\text{ MHz}$	$ y_{fs} $	typ.	3.5	5.5	5.0	5.0 mS
Output capacitance at $f = 1\text{ MHz}$	$C_{os}$	<	3	3	3	3 pF
Output conductance at $f = 1\text{ MHz}$	$g_{os}$	<	60	80	100	120 $\mu\text{S}$
Output conductance at $f = 100\text{ MHz}$	$g_{os}$	typ.	35	55	70	90 $\mu\text{S}$
Noise figure at optimum source admittance $G_S = 1\text{ mS}; -B_S = 3\text{ mS};$ $f = 100\text{ MHz}$	F	typ.	1.5	1.5	1.5	1.5 dB




Fig. 2  $V_{GS} = 0$  for BF510 and BF511;  
 $I_D = 5$  mA for BF512 and BF513;  
 $f = 1$  MHz;  $T_{amb} = 25$  °C.




Fig. 3  $V_{DS} = 10$  V;  $f = 1$  kHz;  $T_{amb} = 25$  °C; typical values.




Fig.4 Power derating curve.





## DUAL N-CHANNEL FETS

Dual symmetrical n-channel silicon planar epitaxial junction field-effect transistors in a TO-71 metal envelope, with electrically insulated gates and a common substrate connected to the envelope; intended for high performance low level differential amplifiers.

### QUICK REFERENCE DATA

Characteristics measured at  $T_{amb} = 25\text{ }^{\circ}\text{C}$ ;  $I_D = 200\text{ }\mu\text{A}$ ;  $V_{DG} = 15\text{ V}$

		BFQ10	11	12	13	14	15	16	
Difference in gate current	$ \Delta I_G $	< 10	10	10	10	10	10	10	pA
Gate-source voltage difference	$ \Delta V_{GS} $	< 5	10	10	10	15	20	50	mV
Thermal drift of gate-source voltage difference	$\left  \frac{d\Delta V_{GS}}{dT} \right $	< 5	5	10	20	20	40	50	$\mu\text{V/K}$
Transfer conductance ratio	$\frac{g_{1fs}}{g_{2fs}}$	> 0.98	0.98	0.98	0.98	0.98	0.95	0.95	
		< 1.02	1.02	1.02	1.02	1.02	1.05	1.05	
Difference in transfer impedance	$\left  \Delta \frac{1}{g_{fs}} \right $	< 6	6	12	12	12	20	30	$\Omega$
Difference in penetration factor	$\left  \Delta \frac{g_{os}}{g_{fs}} \right $	< 18	30	40	50	60	70	100	$\mu\text{V/V}$
Common mode rejection ratio	CMRR	> 95	90	85	85	80	80	80	dB

### MECHANICAL DATA




Dimensions in mm

Fig. 1 TO-71.

All leads insulated from the case.

#### Pinning

- 1 = source 1
- 2 = drain 1
- 3 = gate 1
- 4 = source 2
- 5 = drain 2
- 6 = gate 2



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Drain-gate voltage (open source)	$V_{DGO}$	max.	30 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30 V
Voltage between gate 1 and gate 2	$\pm V_{1G-2G}$	max.	40 V
Drain current	$I_D$	max.	30 mA
Gate current	$I_G$	max.	10 mA
Total power dissipation up to $T_{amb} = 75^\circ\text{C}$	$P_{tot}$	max.	250 mW
Storage temperature range	$T_{stg}$		-65 to +200 °C
Junction temperature	$T_j$	max.	200 °C

**THERMAL RESISTANCE**

From junction to ambient in free air	$R_{th\ j-a}$	=	500 K/W
--------------------------------------	---------------	---	---------

**CHARACTERISTICS** (total device)

$T_{amb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

Measured at:  $I_D = 200\text{ }\mu\text{A}$ ;  $V_{DG} = 15\text{ V}$  except for drain current ratio.

		BFQ10	11	12	13	14	15	16
Drain current ratio (note 1) $V_{DG} = 15\text{ V}$ ; $V_{GS} = 0$	$\frac{I_{1D-1SS}}{I_{2D-2SS}} >$	0.97	0.95	0.95	0.95	0.92	0.90	0.80
	$<$	1.03	1.05	1.05	1.05	1.08	1.10	1.20
Difference in gate current	$ \Delta I_G  <$	10	10	10	10	10	10	10 pA
Gate-source voltage difference	$ \Delta V_{GS}  <$	5	10	10	10	15	20	50 mV
Thermal drift of gate-source voltage difference	$\left  \frac{d\Delta V_{GS}}{dT} \right  <$	5	5	10	20	20	40	50 $\mu\text{V/K}$
Transfer conductance ratio	$\frac{g_{1fs}}{g_{2fs}} >$	0.98	0.98	0.98	0.98	0.98	0.95	0.95
	$<$	1.02	1.02	1.02	1.02	1.02	1.05	1.05
Difference in transfer impedance (note 2)	$\left  \Delta \frac{1}{g_{fs}} \right  <$	6	6	12	12	12	20	30 $\Omega$
Difference in penetration factor (note 3)	$\left  \Delta \frac{g_{os}}{g_{fs}} \right  <$	18	30	40	50	60	70	100 $\mu\text{V/V}$
Common mode rejection ratio (note 4)	CMRR $>$	95	90	85	85	80	80	80 dB

**Notes**

1. Measured under pulse conditions.
2. The difference in transfer impedance is equal to the ratio of the change of the gate-source voltage difference to the change of drain current, at constant drain-gate voltage.

$$\left( \Delta \frac{1}{g_{fs}} = \frac{d\Delta V_{GS}}{dI_D} \text{ at } V_{DG} = \text{constant} \right).$$

3. The difference in penetration factor is equal to the ratio of the change of the gate-source voltage difference to the change of drain-gate voltage, at constant drain current.

$$\left( \Delta \frac{g_{os}}{g_{fs}} = \frac{d\Delta V_{GS}}{dV_{DG}} \text{ at } I_D = \text{constant} \right).$$

4. Common mode rejection ratio:

$$\text{CMRR (in dB)} = -20 \log \left| \Delta \frac{g_{os}}{g_{fs}} \right|.$$

**CHARACTERISTICS** (Individual transistor)

$T_{amb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

Gate cut-off current

$-V_{GS} = 20\text{ V}; V_{DS} = 0$

$-V_{GS} = 20\text{ V}; V_{DS} = 0; T_{amb} = 125\text{ }^{\circ}\text{C}$

$-I_{GSS} < 100\text{ }\mu\text{A}$

$-I_{GSS} < 20\text{ nA}$

Gate current

$I_D = 200\text{ }\mu\text{A}; V_{DG} = 15\text{ V}; T_{amb} = 125\text{ }^{\circ}\text{C}$

$I_G < 10\text{ nA}$

Drain current (note 1)

$V_{DS} = 15\text{ V}; V_{GS} = 0$

$I_{DSS} \quad 0.5\text{ to }10\text{ mA}$

Gate-source voltage

$I_D = 200\text{ }\mu\text{A}; V_{DG} = 15\text{ V}$

$-V_{GS} < 2.7\text{ V}$

Gate-source cut-off voltage

$I_D = 1\text{ nA}; V_{DG} = 15\text{ V}$

$-V_{(P)GS} \quad 0.5\text{ to }3.5\text{ V}$

Transfer conductance at  $f = 1\text{ kHz}$

$I_D = 200\text{ }\mu\text{A}; V_{DG} = 15\text{ V}$

$g_{fs} > 1.0\text{ mS}$

Output conductance at  $f = 1\text{ kHz}$

$I_D = 200\text{ }\mu\text{A}; V_{DG} = 15\text{ V}$

$g_{os} < 5\text{ }\mu\text{S}$

Input capacitance at  $f = 1\text{ MHz}$  (note 2)

$I_D = 200\text{ }\mu\text{A}; V_{DG} = 15\text{ V}$

$C_{is} < 8\text{ pF}$

Feedback capacitance at  $f = 1\text{ MHz}$  (note 2)

$I_D = 200\text{ }\mu\text{A}; V_{DG} = 15\text{ V}$

$C_{rs} < 1.0\text{ pF}$

Equivalent noise voltage


$I_D = 200\text{ }\mu\text{A}; V_{DS} = 15\text{ V};$



$B = 0.6\text{ to }100\text{ Hz}$




$V_n < 0.5\text{ }\mu\text{V}$

**Notes**


1. Measured under pulse conditions.
2. Measured with case grounded.









7Z67188



7Z67185



7Z67193





## N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS


Planar epitaxial symmetrical junction field effect transistor in a microminiature plastic envelope. It is intended for low level general purpose amplifiers in thick and thin-film circuits.

### QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$ max.	25	V
Gate-source voltage (open drain)	$-V_{GSO}$ max.	25	V
Total power dissipation up to $T_{amb} = 40\text{ }^{\circ}\text{C}$	$P_{tot}$ max.	250	mW
		<b>BFR30</b>	<b>BFR31</b>
Drain current $V_{DS} = 10\text{ V}; V_{GS} = 0$	$I_{DSS}$ min.	4	1 mA
	$I_{DSS}$ max.	10	5 mA
Transfer admittance (common source) $I_D = 1\text{ mA}; V_{DS} = 10\text{ V}; f = 1\text{ kHz}$	$ y_{fs} $ min.	1.0	1.5 mS
	$ y_{fs} $ max.	4.0	4.5 mS

### MECHANICAL DATA

Fig. 1 SOT-23.



Note: Drain and source are interchangeable.

See also *Soldering recommendations*.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	25	V
Drain-gate voltage (open source)	$V_{DGO}$	max.	25	V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	25	V
Drain current	$I_D$	max.	10	mA
Gate current	$I_G$	max.	5	mA
Total power dissipation up to $T_{amb} = 40\text{ }^\circ\text{C}^*$	$P_{tot}$	max.	250	mW
Storage temperature range	$T_{stg}$		-65 to +150	$^\circ\text{C}$
Junction temperature	$T_j$	max.	150	$^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient*	$R_{th\ j-a}$	=	430	K/W
---------------------------	---------------	---	-----	-----

**CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

			BFR30	BFR31	
Gate cut-off current $-V_{GS} = 10\text{ V}; V_{DS} = 0$	$-I_{GSS}$	max.	0.2	0.2	nA
Drain current $V_{DS} = 10\text{ V}; V_{GS} = 0$	$I_{DSS}$	min.	4	1	mA
		max.	10	5	mA
Gate-source voltage $I_D = 1\text{ mA}; V_{DS} = 10\text{ V}$	$-V_{GS}$	min.	0.7	0	V
		max.	3.0	1.3	V
$I_D = 50\text{ }\mu\text{A}; V_{DS} = 10\text{ V}$	$-V_{GS}$	max.	4.0	2.0	V
Gate-source cut-off voltage $I_D = 0,5\text{ nA}; V_{DS} = 10\text{ V}$	$-V_{(P)GS}$	max.	5	2.5	V
<b>y parameters</b>					
Transfer admittance at $f = 1\text{ kHz}; T_{amb} = 25\text{ }^\circ\text{C}$ $I_D = 1\text{ mA}; V_{DS} = 10\text{ V}$	$ Y_{fs} $	min.	1.0	1.5	mS
		max.	4.0	4.5	mS
$I_D = 200\text{ }\mu\text{A}; V_{DS} = 10\text{ V}$	$ Y_{fs} $	min.	0.5	0.75	mS
Output admittance at $f = 1\text{ kHz}$ $I_D = 1\text{ mA}; V_{DS} = 10\text{ V}$	$ Y_{os} $	max.	40	25	$\mu\text{S}$
		max.	20	15	$\mu\text{S}$

\* Mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

y parameters (continued)

		BFR30	BFR31	
Input capacitance at $f = 1$ MHz				
$I_D = 1$ mA; $V_{DS} = 10$ V	$C_{is}$ max.	4	4	pF
$I_D = 200$ $\mu$ A; $V_{DS} = 10$ V	$C_{is}$ max.	4	4	pF
Feedback capacitance at $f = 1$ MHz; $T_{amb} = 25$ $^{\circ}$ C				
$I_D = 1$ mA; $V_{DS} = 10$ V	$C_{rs}$ max.	1.5	1.5	pF
$I_D = 200$ $\mu$ A; $V_{DS} = 10$ V	$C_{rs}$ max.	1.5	1.5	pF
Equivalent noise voltage				
$I_D = 200$ $\mu$ A; $V_{DS} = 10$ V $B = 0.6$ to 100 Hz	$V_n$ max.	0.5	0.5	$\mu$ V




Fig.2 Power derating curve.




Fig.3.




Fig.4.




Fig.5.




Fig.6.




Fig.7.




Fig.8.




Fig.9.




Fig.10.




Fig.11.




Fig.12.




Fig.13.






Fig.14.




Fig.15.



## N-CHANNEL JUNCTION FIELD-EFFECT TRANSISTOR


Symmetrical n-channel silicon junction field-effect transistor, designed primarily for use as a source follower with the input protected against successive voltage surges by a forward and reverse integrated diode.

### QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Gate-source voltage (open drain)	$-V_{GS}$	max.	30 V
Total power dissipation up to $T_{amb} = 60\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	200 mW
Drain current			
$V_{DS} = 6\text{ V}; V_{GS} = 0$ : BFR101A	$I_{DSS}$		0,2 to 1,5 mA
$V_{DS} = 6\text{ V}; V_{GS} = 0$ : BFR101B	$I_{DSS}$		1,0 to 5,0 mA
Transfer admittance (common source)			
$V_{DS} = 6\text{ V}; V_{GS} = 0$ ; $f = 1\text{ kHz}$ : BFR101A	$ y_{fs} $	>	1,2 mS
$V_{DS} = 6\text{ V}; V_{GS} = 0$ ; $f = 1\text{ kHz}$ : BFR101B	$ y_{fs} $	>	2,5 mS

### MECHANICAL DATA

Fig. 1 SOT-143.



Note: Drain and source are interchangeable.

See also *Soldering recommendations*.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Drain-gate voltage (open source)	$V_{DGO}$	max.	30 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30 V
Drain current (d.c.)	$I_D$	max.	20 mA
Gate current (d.c.)	$I_G$	max.	10 mA
Total power dissipation up to $T_{amb} = 60\text{ }^\circ\text{C}^*$	$P_{tot}$	max.	200 mW
Storage temperature	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air*	$R_{th\ j-a}$	=	460 K/W
---------------------------------------	---------------	---	---------

**CHARACTERISTICS** with source connected to case for all measurements

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

		BFR101A	BFR101B
Gate leakage current $V_{DS} = 6\text{ V}; I_D = 10\text{ }\mu\text{A}$	$-I_G$	< 5	5 nA
Drain current $V_{DS} = 6\text{ V}; V_{GS} = 0$	$I_{DSS}$	0,2 to 1,5	1 to 5 mA
Gate-source cut-off voltage $V_{DS} = 6\text{ V}; I_D = 1\text{ }\mu\text{A}$	$-V_{(P)GS}$	0,2 to 1	0,5 to 2,5 V
<b>Small-signal common-source characteristics</b> $V_{DS} = 6\text{ V}; V_{GS} = 0, T_{amb} = 25\text{ }^\circ\text{C}$			
Transfer admittance $f = 1\text{ kHz}$	$ Y_{fs} $	> 1,2	2,5 mS
Output admittance at $f = 1\text{ kHz}$	$ Y_{os} $	typ. 10	50 mS
Input capacitance at $f = 1\text{ MHz}$ diodes not connected	$C_{is}$	< 5	5 pF
Diode capacitance $V_D = 0$ ; source and drain not connected	$C_d$	typ. 0,7	0,7 pF
Diode forward voltage $\pm I_F = 10\text{ mA}$	$V_F$	0,7 to 1,2	0,7 to 1,2 V

\* Device mounted on a ceramic substrate of 8 mm x 10 mm x 0,7 mm.

## Philips Components

Data sheet	
status	Preliminary specification
date of issue	October 1990

# BFR200

## N-channel junction field-effect transistor

### FEATURES

- Ultra-low leakage performance ( $-I_{GSS}$  max. 3 pA); important for use in highly sensitive equipment, such as burglar alarms, infrared sensors, etc.
- Insensitive to radio frequency interference (RFI), owing to an integrated low pass filter.
- Input protected against successive voltage surges by a forward and reverse integrated diode.
- Low LF noise performance (20 nV/ $\sqrt{\text{Hz}}$ ).

### DESCRIPTION

Silicon asymmetrical n-channel junction FET in a surface mount SOT143 envelope, with an integrated RC low pass filter and two anti-parallel diodes connected to the gate. It is designed primarily for use as a source follower in infrared detectors, burglar alarms, electret microphones, smoke alarms and radiation detectors.

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage	-	30	V
$I_{DSS}$	drain current	0.2	3.5	mA
$-V_{GS(off)}$	gate-source cut-off voltage	0.5	2	V

# N-channel junction field-effect transistor

# BFR200

## MECHANICAL DATA

Dimensions in mm





Fig.1 SOT143.

## PIN CONFIGURATION



## PINNING

PIN	DESCRIPTION
1	gate
2	common
3	source
4	drain

Marking: BFR200 = M20

**N-channel junction field-effect transistor****BFR200****LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{DS}$	drain-source voltage		-	30	V
$-V_{GSO}$	gate-source voltage		-	30	V
$-V_{GDO}$	gate-drain voltage		-	30	V
$I_D$	drain current	DC	-	20	mA
$I_G$	forward gate current	DC	-	10	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^\circ\text{C}$	-	250	mW
$T_{stg}$	storage temperature range		-65	150	$^\circ\text{C}$
$T_j$	operating junction temperature		-	150	$^\circ\text{C}$

**THERMAL RESISTANCE**

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	500	K/W

**Notes**

1. Mounted on FR4 printboard.

**N-channel junction field-effect transistor****BFR200****STATIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{(BR)GSS}$	gate-source breakdown voltage	$V_{DS} = 0$ $-I_G = 1\ \mu\text{A}$	30	-	-	V
$I_{DSS}$	drain current	$V_{DS} = 6\ \text{V}$ $V_{GS} = 0$	0.2	-	3.5	mA
$-I_{GSS}$	gate-source leakage current (note 1)	$-V_{GS} = 6\ \text{V}$ $V_{DS} = 0$ $V_{GC} = 0$	-	-	3	pA
$-V_{GS(off)}$	gate-source cut-off voltage	$I_D = 0.1\ \mu\text{A}$ $V_{DS} = 6\ \text{V}$	0.5	-	2	V
$V_F$	diode forward voltage	$\pm I_F = 10\ \text{mA}$	0.7	-	1.2	V
$R_D$	drain resistance		-	800	-	$\Omega$
$R_S$	source resistance		-	180	-	$\Omega$

**Notes**

- Based on level I, AQL 1.5%.

**DYNAMIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ Y_{fs} $	transfer admittance	$V_{DS} = 6\ \text{V}$ $V_{GS} = 0$	1.3	-	-	mS
$ Y_{os} $	output admittance	$V_{DS} = 6\ \text{V}$ $V_{GS} = 0$	-	40	-	$\mu\text{S}$
$C_{iss}$	input capacitance (note 1)	$V_{DS} = 6\ \text{V}$ $V_{GS} = 0$ $V_{GC} = 0$ $f = 1\ \text{MHz}$	-	-	6	pF
$C_{GC}$	diode capacitance	$V_{GC} = 0$ drain and source grounded	-	3	-	pF
$C_D$	drain decoupling capacitance	$V_{DC} = 0$ gate and source grounded	-	8	-	pF
$C_S$	source decoupling capacitance	$V_{SC} = 0$ gate and drain grounded	-	8	-	pF

**Notes**

- Value is inclusive of the capacitance of the diodes.



## MATCHED N-CHANNEL FETS

Matched pair of symmetrical n-channel silicon planar epitaxial junction field-effect transistors in TO-72 metal envelopes, mounted together in a metal S-clip.

These devices are intended for low level differential amplifiers.

### QUICK REFERENCE DATA

Characteristics measured at  $T_{amb} = 25\text{ }^{\circ}\text{C}$ ;  $I_D = 0,5\text{ mA}$ ;  $V_{DG} = 15\text{ V}$

		BFS21	BFS21A
Gate cut-off current	$I_G$	< 0,5	0,5 nA
Gate -source voltage difference	$ \Delta V_{GS} $	< 20	10 mV
Thermal drift of gate-source voltage difference	$\left  \frac{d\Delta V_{GS}}{dT} \right $	< 75	40 $\mu\text{V/K}$
Difference in transfer impedence	$\left  \Delta \frac{1}{g_{fs}} \right $	< 15	7,5 $\Omega$
Difference in penetration factor	$\left  \Delta \frac{g_{os}}{g_{fs}} \right $	< 1	0,5 mV/V
Common mode rejection ratio	CMRR	> 60	66 dB

### MECHANICAL DATA



SOT-52 (see next page)

TOTAL DEVICE  
MECHANICAL DATA  
SOT52

Dimensions in mm

**Pinning**

- 1 = source
- 2 = drain
- 3 = gate
- 4 = shield lead  
connected  
to case



Maximum lead diameter is guaranteed only for 12,7 mm.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltage between any 2 terminals	V	max.	30 V
Drain current	$I_D$	max.	4 mA
Gate current	$I_G$	max.	0,5 mA
Total power dissipation up to $T_{amb} = 100\text{ }^\circ\text{C}$	$P_{tot}$	max.	30 mW
Operating ambient temperature	$T_{amb}$		-20 to + 100 $^\circ\text{C}$

**CHARACTERISTICS** (total device)

T<sub>amb</sub> = 25 °C unless otherwise specified

		BFS21	BFS21A
Drain current ratio V <sub>DG</sub> = 15 V; V <sub>GS</sub> = 0; T <sub>j</sub> = 25 °C	$\frac{I_{D1-S1S}}{I_{D2-S2S}}$	> 0.95	0.95
		< 1.05	1.05
Gate-source voltage difference I <sub>D</sub> = 500 μA; V <sub>DG</sub> = 15 V I <sub>D</sub> = 100 μA; V <sub>DG</sub> = 15 V	ΔV <sub>GS</sub>	< 20	10 mV
	ΔV <sub>GS</sub>	< 20	10 mV
Thermal drift of gate-source voltage difference I <sub>D</sub> = 500 μA; V <sub>DG</sub> = 15 V	$\left  \frac{d \Delta V_{GS}}{dT} \right $	< 75	40 μV/K
	I <sub>D</sub> = 100 μA; V <sub>DG</sub> = 15 V	$\left  \frac{d \Delta V_{GS}}{dT} \right $	< 75
Change of gate-source voltage difference with ambient temperature T <sub>amb</sub> = 25 to 100 °C I <sub>D</sub> = 500 μA; V <sub>DG</sub> = 15 V I <sub>D</sub> = 100 μA; V <sub>DG</sub> = 15 V	ΔV <sub>GS</sub> (T <sub>amb2</sub> ) - ΔV <sub>GS</sub> (T <sub>amb1</sub> )	< 6	3 mV
	ΔV <sub>GS</sub> (T <sub>amb2</sub> ) - ΔV <sub>GS</sub> (T <sub>amb1</sub> )	< 6	3 mV
Difference of penetration factors* I <sub>D</sub> = 500 μA; V <sub>DG</sub> = 15 V	$\left  \Delta \frac{g_{os}}{g_{fs}} \right $	< 1	0.5 10 <sup>-3</sup>
	I <sub>D</sub> = 100 μA; V <sub>DG</sub> = 15 V	$\left  \Delta \frac{g_{os}}{g_{fs}} \right $	< 1
Difference of transfer impedances** I <sub>D</sub> = 500 μA; V <sub>DG</sub> = 15 V	$\left  \Delta \frac{1}{g_{fs}} \right $	< 15	7.8 Ω
	I <sub>D</sub> = 100 μA; V <sub>DG</sub> = 15 V	$\left  \Delta \frac{1}{g_{fs}} \right $	< 75

\* The difference between the penetration factors is equal to the ratio of the change of the gate-source voltage difference to the change of drain-gate voltage, at constant drain current.

$$\left( \Delta \frac{g_{os}}{g_{fs}} = \frac{d \Delta V_{GS}}{d V_{DG}} \text{ at } I_D = \text{constant} \right)$$

\*\* The difference between the transfer impedances is equal to the ratio of the change of the gate-source voltage difference to the change of drain current, at constant drain-gate voltage.

$$\left( \Delta \frac{1}{g_{fs}} = \frac{d \Delta V_{GS}}{d I_D} \text{ at } V_{DG} = \text{constant} \right)$$

**CHARACTERISTICS** (continued) (total device)

Common mode rejection ratio\*

$I_D = 500 \mu A; V_{DG} = 15 V$   
 $I_D = 100 \mu A; V_{DG} = 15 V$

	BFS21	BFS21A
CMRR	> 60	66 dB
CMRR	> 60	66 dB

**INDIVIDUAL TRANSISTOR**

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Drain-gate voltage (open source)	$V_{DGO}$	max.	30 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30 V
Drain current	$I_D$	max.	20 mA
Gate current	$I_G$	max.	10 mA
Total power dissipation up to $T_{amb} = 25^\circ$	$P_{tot}$	max.	250 mW
Storage temperature range	$T_{stg}$		$-65$ to $+175$ °C
Junction temperature	$T_j$	max.	175 °C

**THERMAL RESISTANCE**

From junction to ambient in free air  
(for individual transistor without S-clip)


$R_{thj-a} = 590 \text{ K/W}$

\* Common mode rejection ratio

$$(CMRR) - 1 = \Delta \frac{g_{os}}{g_{fs}} + \frac{1}{2} g_{cs} \Delta \frac{1}{g_{fs}}$$

where  $g_{cs}$  in this formula is the output conductance of the summing current source.

The guaranteed values of CMRR apply at  $g_{cs} = 0.1 \mu\Omega^{-1}$



**CHARACTERISTICS** (individual transistor) $T_{amb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

Gate cut-off current

$I_D = 500\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$

$I_D = 500\text{ }\mu\text{A}; V_{DS} = 15\text{ V}; T_{amb} = 100\text{ }^{\circ}\text{C}$

$I_G < 0.5\text{ nA}$

$I_G < 25\text{ nA}$

Drain current

$V_{DS} = 15\text{ V}; V_{GS} = 0; T_j = 25\text{ }^{\circ}\text{C}$

$I_{DSS} > 1\text{ mA}$

Gate-source cut-off voltage

$I_D = 0.5\text{ nA}; V_{DS} = 15\text{ V}$

$-V_{(P)GS} < 6\text{ V}$

Transfer conductance at  $f = 1\text{ kHz}$ 

$I_D = 500\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$

$g_{fs} > 1.0\text{ mS}$

Output conductance at  $f = 1\text{ kHz}$ 

$I_D = 500\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$

$g_{os} < 15\text{ }\mu\text{S}$

Input capacitance at  $f = 1\text{ MHz}$ 

$I_D = 500\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$

$C_{is} < 5\text{ pF}$

Feedback capacitance at  $f = 1\text{ MHz}$ 

$I_D = 500\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$

$C_{rs} < 0.75\text{ pF}$

Equivalent noise voltage

$f = 10\text{ Hz}$

$I_D = 500\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$

$V_{DS} = 15\text{ V}; V_{GS} = 0$

$V_{n\sqrt{B}} < 200\text{ nV}/\sqrt{\text{Hz}}$

$V_{n\sqrt{B}} < 75\text{ nV}/\sqrt{\text{Hz}}$



## N-CHANNEL SILICON FET


Symmetrical n-channel silicon epitaxial planar junction field-effect transistor in a microminiature plastic envelope. The transistor is intended for low level general purpose amplifiers in thick and thin-film circuits.

### QUICK REFERENCE DATA


Drain-source voltage	$\pm V_{DS}$	max.	25 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	25 V
Total power dissipation up to $T_{amb} = 40\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	250 mW
Drain current			
$V_{DS} = 10\text{ V}; V_{GS} = 0$	$I_{DSS}$	>	0,2 mA
		<	1,5 mA
Transfer admittance (common source)			
$I_D = 0,2\text{ mA}; V_{DS} = 10\text{ V}; f = 1\text{ kHz}$	$ y_{fs} $	>	0,5 mS
Equivalent noise voltage			
$V_{DS} = 10\text{ V}; I_D = 200\text{ }\mu\text{A}; B = 0,6\text{ to }100\text{ Hz}$	$V_n$	<	0,5 $\mu\text{V}$

### MECHANICAL DATA

Fig. 1 SOT-23.



Dimensions in mm




TOP VIEW

### Marking code

BFT46 = M3

### Pinning

- 1 = drain
- 2 = source
- 3 = gate



**Note :** Drain and source are interchangeable.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	25 V
Drain-gate voltage (open source)	$V_{DGO}$	max.	25 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	25 V
Drain current	$I_D$	max.	10 mA
Gate current	$I_G$	max.	5 mA
Total power dissipation up to $T_{amb} = 40\text{ }^\circ\text{C}^*$	$P_{tot}$	max.	250 mW
Storage temperature range	$T_{stg}$		-65 to +150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

## THERMAL RESISTANCE

From junction to ambient*	$R_{th\ j-a}$	=	430 K/W
---------------------------	---------------	---	---------

## CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Gate cut-off current $-V_{GS} = 10\text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	0,2 nA
Drain current $V_{DS} = 10\text{ V}; V_{GS} = 0$	$I_{DSS}$	>	0,2 mA
		<	1,5 mA
Gate-source voltage $I_D = 50\text{ }\mu\text{A}; V_{DS} = 10\text{ V}$	$-V_{GS}$	>	0,1 V
		<	1,0 V
Gate-source cut-off voltage $I_D = 0,5\text{ nA}; V_{DS} = 10\text{ V}$	$-V_{(P)GS}$	<	1,2 V
y-parameters at $f = 1\text{ kHz};$ $V_{DS} = 10\text{ V}; V_{GS} = 0; T_{amb} = 25\text{ }^\circ\text{C}$			
Transfer admittance	$ y_{fs} $	>	1,0 mS
Output admittance	$ y_{os} $	<	10 $\mu\text{S}$
$V_{DS} = 10\text{ V}; I_D = 200\text{ }\mu\text{A}; T_{amb} = 25\text{ }^\circ\text{C}$			
Transfer admittance	$ y_{fs} $	>	0,5 mS
Output admittance	$ y_{os} $	<	5 $\mu\text{S}$

\* Mounted on a ceramic substrate of 8 mm x 10 mm x 0,7 mm.



Input capacitance at  $f = 1 \text{ MHz}$ ;  
 $V_{DS} = 10 \text{ V}$ ;  $V_{GS} = 0$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$

$C_{is} < 5 \text{ pF}$

Feedback capacitance at  $f = 1 \text{ MHz}$ ;  
 $V_{DS} = 10 \text{ V}$ ;  $V_{GS} = 0$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$

$C_{rs} < 1,5 \text{ pF}$

Equivalent noise voltage  
 $V_{DS} = 10 \text{ V}$ ;  $I_D = 200 \text{ } \mu\text{A}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$   
 $B = 0,6 \text{ to } 100 \text{ Hz}$

$V_n < 0,5 \text{ } \mu\text{V}$







Fig.2 Power derating curve.






Fig. 6




Fig. 7




Fig. 8

Fig. 6  $|y_{fs}|$  versus  $I_D$ .  
 $V_{DS} = 10$  V;  $f = 1$  kHz;  $T_{amb} = 25$  °C.

Fig. 7  $|y_{os}|$  versus  $I_D$ .  
 $V_{DS} = 10$  V;  $f = 1$  kHz;  $T_{amb} = 25$  °C.

Fig. 8  $|y_{os}|$  versus  $V_{DS}$ .  
 $I_D = 0,4$  mA;  $f = 1$  kHz;  $T_{amb} = 25$  °C.




Fig. 9




Fig. 10




Fig. 11

Fig. 9 Typical values.  
 $V_{DS} = 10$  V,  $T_{amb} = 25$  °C.

Fig. 10 Typical values.  
 $V_{DS} = 10$  V,  $T_{amb} = 25$  °C.

Fig. 11  $I_{GSS}$  versus  $T_j$ .  
 $-V_{GSS} = 10$  V;  $V_{DS} = 0$ .




Fig. 12  $V_{DS} = 10 \text{ V}$ ;  $I_D = 0,2 \text{ mA}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .




Fig. 13  $V_{DS} = 10 \text{ V}$ ;  $I_D = 0,2 \text{ mA}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .



## N-CHANNEL SILICON FETS

Symmetrical n-channel silicon planar epitaxial junction field-effect transistors in TO-72 metal envelopes with the shield lead connected to the case. The transistors are designed for broad band amplifiers (0 to 300 MHz). Their very low noise at low frequencies makes these devices very suitable for differential amplifiers, electro-medical and nuclear detector preamplifiers.

### QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30	V
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	250	mW
			<b>BFW10</b>	<b>BFW11</b>
Drain current				
$V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$	$>$	8	4 mA
		$<$	20	10 mA
Gate-source cut-off voltage				
$I_D = 0,5\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$	$<$	8	6 V
Feedback capacitance at $f = 1\text{ MHz}$				
$V_{DS} = 15\text{ V}; V_{GS} = 0$	$C_{rs}$	$<$	0,80	0,80 pF
Transfer admittance (common source)				
$V_{DS} = 15\text{ V}; V_{GS} = 0; f = 200\text{ MHz}$	$ y_{fs} $	$>$	3,2	3,2 mS
Noise figure at $V_{DS} = 15\text{ V}; V_{GS} = 0$				
$f = 100\text{ MHz}; R_G = 1\text{ k}\Omega$	F	$<$	2,5	2,5 dB
Equivalent noise voltage				
$f = 10\text{ Hz}$	$V_n/\sqrt{B}$	$<$	75	75 nV/ $\sqrt{\text{Hz}}$




### MECHANICAL DATA

Dimensions in mm

Fig.1 TO-72.

#### Pinning

- 1 = source
- 2 = drain
- 3 = gate
- 4 = shield lead connected to case



Note: Drain and source are interchangeable.

Accessories: 56246 (distance disc).

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Drain-gate voltage (open source)	$V_{DGO}$	max.	30 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30 V
Drain current	$I_D$	max.	20 mA
Gate current	$I_G$	max.	10 mA
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	250 mW
Storage temperature range	$T_{stg}$		-65 to + 175 $^{\circ}\text{C}$
Junction temperature	$T_j$	max.	175 $^{\circ}\text{C}$

**THERMAL RESISTANCE**

From junction to ambient	$R_{th\ j-a}$	=	590 K/W
--------------------------	---------------	---	---------








## CHARACTERISTICS



 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified



		BFW10	BFW11
Gate cut-off currents			
$-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS}$	< 0.1	0.1 nA
$-V_{GS} = 20\text{ V}; V_{DS} = 0; T_j = 150\text{ }^\circ\text{C}$	$-I_{GSS}$	< 0.5	0.5 $\mu\text{A}$
Drain current*			
$V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$	> 8	4 mA
		< 20	10 mA
Gate-source voltage			
$I_D = 400\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$	$-V_{GS}$	> 2.0	V
		< 7.5	V
$I_D = 50\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$	$-V_{GS}$	>	1.25 V
		<	4.0 V
Gate source cut-off voltage			
$I_D = 0.5\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$	< 8	6 V
y parameters			
$V_{DS} = 15\text{ V}; V_{GS} = 0; T_{amb} = 25\text{ }^\circ\text{C}$			
$f = 1\text{ kHz}$			
Transfer admittance	$ y_{fs} $	> 3.5	3.0 mS
		< 6.5	6.5 mS
Output admittance	$ y_{os} $	< 85	50 $\mu\text{S}$
$f = 1\text{ MHz};$ input capacitance	$C_{is}$	typ. 4	4 pF
		< 5	5 pF
Feedback capacitance	$C_{rs}$	typ. 0.6	0.6 pF
		< 0.80	0.80 pF
$f = 200\text{ MHz};$ transfer admittance	$ y_{fs} $	> 3.2	3.2 mS
Input capacitance	$g_{is}$	< 800	800 $\mu\text{S}$
Output capacitance	$g_{os}$	< 200	100 $\mu\text{S}$
Noise figure at $f = 100\text{ MHz}; R_G = 1\text{ k}\Omega$			
$V_{DS} = 15\text{ V}; V_{GS} = 0; T_{amb} = 25\text{ }^\circ\text{C}$			
input tuned to minimum noise	F	< 2.5	2.5 dB
Equivalent noise voltage			
$V_{DS} = 15\text{ V}; V_{GS} = 0; T_{amb} = 25\text{ }^\circ\text{C}$			
$f = 10\text{ Hz}$	$V_n/\sqrt{B}$	< 75	75 $\text{nV}/\sqrt{\text{Hz}}$

\* Measured under pulsed conditions.



















BFW10  
BFW11






BFW10  
BFW11









## N-CHANNEL SILICON FETS

Symmetrical n-channel silicon planar epitaxial junction field-effect transistors in TO-72 metal envelopes with the shield lead connected to the case. The transistors are intended for battery powered equipment and other low current-low voltage applications.

### QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30	V
Total power dissipation up to $T_{amb} = 110\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	150	mW
			<b>BFW12</b>	<b>BFW13</b>
Drain current $V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$	>	1	0,2 mA
		<	5	1,5 mA
Gate-source cut-off voltage $I_D = 0,5\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$	<	2,5	1,2 V
Feedback capacitance at $f = 1\text{ MHz}$ $V_{DS} = 15\text{ V}; V_{GS} = 0$	$C_{rs}$	<	0,80	0,80 pF
Transfer admittance (common source) $V_{DS} = 15\text{ V}; I_D = 200\text{ }\mu\text{A}; f = 1\text{ kHz}$	$ y_{fs} $	>	0,5	0,5 mS
Equivalent noise voltage $V_{DS} = 15\text{ V}; I_D = 200\text{ }\mu\text{A}$ $B = 0,6\text{ to }100\text{ Hz}$	$V_n$	<	0,5	0,5 $\mu\text{V}$



### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.

#### Pinning

- 1 = source
- 2 = drain
- 3 = gate
- 4 = shield lead  
connected to  
case



Note: Drain and source are interchangeable.

Accessories: 56246 (distance disc).

**RATINGS** Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Drain-gate voltage (open source)	$V_{DGO}$	max.	30 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30 V
Drain current	$I_D$	max.	10 mA
Gate current	$I_G$	max.	5 mA
Total power dissipation up to $T_{amb} = 85\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	150 mW
Storage temperature range	$T_{stg}$	-65 to +175	$^{\circ}\text{C}$
Junction temperature	$T_j$	max.	175 $^{\circ}\text{C}$
<b>THERMAL RESISTANCE</b>			
From junction to ambient	$R_{th\ j-a}$	=	590 K/W



## CHARACTERISTICS




 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified



		BFW12	BFW13
Gate cut-off currents			
$-V_{GS} = 10\text{ V}; V_{DS} = 0$	$-I_{GSS}$	< 0.1	0.1 nA
$-V_{GS} = 10\text{ V}; V_{DS} = 0; T_j = 150\text{ }^\circ\text{C}$	$-I_{GSS}$	< 0.1	0.1 $\mu\text{A}$
Drain current <sup>1)</sup>			
$V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$	> 1 < 5	0.2 mA 1.5 mA
Gate-source voltage			
$I_D = 50\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$	$-V_{GS}$	> 0.5 < 2.0	0.1 V 1.0 V
Gate-source cut-off voltage			
$I_D = 0.5\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$	< 2.5	1.2 V
y parameters at $f = 1\text{ kHz}; T_{amb} = 25\text{ }^\circ\text{C}$			
$V_{DS} = 15\text{ V}; V_{GS} = 0$	Transfer admittance	$ y_{fs} $ > 2.0	1.0 mS
	Output admittance	$ y_{os} $ < 30	10 $\mu\text{S}$
$V_{DS} = 15\text{ V}; I_D = 500\text{ }\mu\text{A}$	Transfer admittance	$ y_{fs} $ > 1.5	- mS
	Output admittance	$ y_{os} $ < 10	- $\mu\text{S}$
$V_{DS} = 15\text{ V}; I_D = 200\text{ }\mu\text{A}$	Transfer admittance	$ y_{fs} $ > 0.5	0.5 mS
	Output admittance	$ y_{os} $ < 5	5 $\mu\text{S}$
$f = 1\text{ MHz}; T_{amb} = 25\text{ }^\circ\text{C}$			
$V_{DS} = 15\text{ V}; V_{GS} = 0$	Input capacitance	$C_{iss}$ < 5	5 pF
	Feedback capacitance	$C_{rs}$ < 0.80	0.80 pF
Equivalent noise voltage			
$V_{DS} = 15\text{ V}; I_D = 200\text{ }\mu\text{A}; T_{amb} = 25\text{ }^\circ\text{C}$ $B = 0.6\text{ to }100\text{ Hz}$	$V_n$	< 0.5	0.5 $\mu\text{V}$

<sup>1)</sup> Measured under pulsed conditions.




BFW12  
BFW13














BFW12  
BFW13







## N-CHANNEL SILICON FET

Symmetrical n-channel silicon planar epitaxial junction field-effect transistor in a TO-72 metal envelope with the shield lead connected to the case. The transistor is designed for general purpose amplifiers.

## QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	25 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	25 V
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	300 mW
Drain current $V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$		2 to 20 mA
Gate-source cut-off voltage $I_D = 1.0\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$	<	8 V
Feedback capacitance at $f = 1\text{ MHz}$ $V_{DS} = 15\text{ V}; V_{GS} = 0$	$C_{rs}$	<	2.0 pF
Transfer admittance (common source) $V_{DS} = 15\text{ V}; V_{GS} = 0; f = 10\text{ MHz}$	$ Y_{fs} $	>	1.6 mS




## MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.

## Pinning

- 1 = source
- 2 = drain
- 3 = gate
- 4 = shield lead connected to case



Accessories: 56246 (distance disc).

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	25 V
Drain-gate voltage (open source)	$V_{DGO}$	max.	25 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	25 V
Drain current	$I_D$	max.	20 mA
Gate current	$I_G$	max.	10 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	250 mW
Storage temperature range	$T_{stg}$		$-65$ to $+175\text{ }^\circ\text{C}$
Junction temperature	$T_j$	max.	175 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air	$R_{th\ j-a}$	=	590 K/W
--------------------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Gate cut-off currents

$-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	1.0 nA
$-V_{GS} = 20\text{ V}; V_{DS} = 0; T_j = 150\text{ }^\circ\text{C}$	$-I_{GSS}$	<	1.0 $\mu\text{A}$

Drain current\*

$V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$		2 to 20 mA
------------------------------------	-----------	--	------------

Gate-source voltage

$I_D = 200\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$	$-V_{GS}$		0.5 to 7.5 V
--	-----------	--	--------------

Gate-source cut-off voltage

$I_D = 1.0\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$	<	8 V
---	--------------	---	-----

y-parameters (common source)

$V_{DS} = 15\text{ V}; V_{GS} = 0$			
Transfer admittance at $f = 1\text{ kHz}$	$ y_{fs} $		2.0 to 6.5 mS
at $f = 10\text{ MHz}$		>	1.6 mS

Output admittance at  $f = 1\text{ kHz}$

$ y_{os} $	<	85 $\mu\text{S}$
------------	---	------------------

Input capacitance at  $f = 1\text{ MHz}$

$C_{is}$	<	6 pF
----------	---	------

Feedback capacitance at  $f = 1\text{ MHz}$

$C_{rs}$	<	2.0 pF
----------	---	--------

\* Measured under pulse conditions.

## N-CHANNEL FETS



Symmetrical silicon n-channel depletion type junction field-effect transistors in a plastic microminiature envelope intended for application in thick and thin-film circuits. The transistors are intended for low-power, chopper or switching applications in industrial service.

### QUICK REFERENCE DATA

			BSR56	BSR57	BSR58
Drain-source voltage	$\pm V_{DS}$	max.	40	40	40 V
Total power dissipation up to $T_{amb} = 40\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	250	250	250 mW
Drain current $V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$	>	50	20	8 mA
		<	—	100	80 mA
Gate-source cut-off voltage $V_{DS} = 15\text{ V}; I_D = 0.5\text{ nA}$	$-V_{(P)GS}$	>	4	2	0.8 V
		<	10	6	4 V
Drain-source resistance (on) at $f = 1\text{ kHz}$ $I_D = 0; V_{GS} = 0$	$r_{ds\ on}$	<	25	40	60 $\Omega$
Feedback capacitance at $f = 1\text{ MHz}$ $-V_{GS} = 10\text{ V}; V_{DS} = 0$	$C_{rs}$	<	5	5	5 pF
Turn-off time $V_{DD} = 10\text{ V}; V_{GS} = 0$ $I_D = 20\text{ mA}; -V_{GSM} = 10\text{ V}$ $I_D = 10\text{ mA}; -V_{GSM} = 6\text{ V}$ $I_D = 5\text{ mA}; -V_{GSM} = 4\text{ V}$	$t_{off}$	<	25	—	— ns
		<	—	50	— ns
		<	—	—	100 ns
		<	—	—	—

### MECHANICAL DATA

Fig. 1 SOT23.




### Marking code

BSR56 = M4p  
BSR57 = M5p  
BSR58 = M6p

### Pinning

1 = drain  
2 = source  
3 = gate



7Z96885

Note: Drain and source are interchangeable.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	40 V
Drain-gate voltage	$V_{DGO}$	max.	40 V
Gate-source voltage	$-V_{GSO}$	max.	40 V
Forward gate current	$I_{GF}$	max.	50 mA
Total power dissipation up to $T_{amb} = 40\text{ }^{\circ}\text{C}$ (note 1)	$P_{tot}$	max.	250 mW
Storage temperature range	$T_{stg}$		-65 to + 150 $^{\circ}\text{C}$
Junction temperature	$T_j$	max.	150 $^{\circ}\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	430 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_j = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

Gate-source cut-off current $V_{DS} = 0\text{ V}; -V_{GS} = 20\text{ V}$	$-I_{GSS}$	max.	1.0 nA
Drain cut-off current $V_{DS} = 15\text{ V}; -V_{GS} = 10\text{ V}$	$I_{DSX}$	max.	1.0 nA

			BSR56	BSR57	BSR58
Drain current $V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$	> <	50 —	20 100	8 mA 80 mA
Gate-source breakdown voltage $-I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS}$	>	40	40	40 V
Gate-source cut-off voltage $I_D = 0,5\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$	> <	4 10	2 6	0,8 V 4 V
Drain-source voltage (on) $I_D = 20\text{ mA}; V_{GS} = 0$	$V_{DSon}$	<	750	—	— mV
$I_D = 10\text{ mA}; V_{GS} = 0$	$V_{DSon}$	<	—	500	— mV
$I_D = 5\text{ mA}; V_{GS} = 0$	$V_{DSon}$	<	—	—	400 mV
Drain-source resistance (on) at $f = 1\text{ kHz}$ $I_D = 0; V_{GS} = 0; T_a = 25\text{ }^{\circ}\text{C}$	$r_{ds\ on}$	<	25	40	60 $\Omega$
Feedback capacitance at $f = 1\text{ MHz}$ $-V_{GS} = 10\text{ V}; V_{DS} = 0$	$C_{rss}$	<	5	5	5 pF

**Notes**

1. Mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.



		BSR56	BSR57	BSR58
Switching times				
$V_{DD} = 10\text{ V}; V_{GS} = 0$				
Conditions $I_D$ and $-V_{GSM}$		$I_D = 20$	$I_D = 10$	$I_D = 5\text{ mA}$
		$-V_{GSM} = 10$	$-V_{GSM} = 6$	$-V_{GSM} = 4\text{ V}$
Delay time	$t_d$	< 6	6	10 ns
Rise time	$t_r$	< 3	4	10 ns
Turn-off time	$t_{off}$	< 25	50	100 ns




Fig. 2 Switching times waveforms.




Fig. 3 Test circuit.

BSR56;  $R = 464\ \Omega$   
BSR57;  $R = 953\ \Omega$   
BSR58;  $R = 1910\ \Omega$

**Pulse generator**

$t_r = t_f \leq 1\text{ ns}$   
 $\delta = 0.02$   
 $Z_o = 50\ \Omega$

**Oscilloscope**

$t_r \leq 0.75\text{ ns}$   
 $R_i \geq 1\text{ M}\Omega$   
 $C_i \leq 2.5\text{ pF}$




Fig.4 Power derating curve.

## N-CHANNEL FETS

Silicon symmetrical n-channel junction field-effect transistors in TO-18 metal envelopes with the gate connected to the case. The transistors are intended for switching applications. The devices have the feature: low 'on' resistance at zero gate voltage.

## QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	40	V		
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	350	mW		
Drain current			<b>BSV78</b>	<b>BSV79</b>	<b>BSV80</b>	
$V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$	>	50	20	10	mA
Gate-source cut-off voltage						
$I_D = 1\text{ nA}; V_{GS} = 15\text{ V}$	$-V_{(P)GS}$	>	3.75	2.0	1.0	V
		<	11	7.0	5.0	V
Drain-source resistance (on) at $f = 1\text{ kHz}$						
$I_D = 0; V_{GS} = 0$	$r_{ds\ on}$	<	25	40	60	$\Omega$
Feedback capacitance at $f = 1\text{ MHz}$						
$V_{DS} = 0; -V_{GS} = 10\text{ V}$	$C_{rs}$	<	5	5	5	pF
Turn-on time	$t_{on}$	<	10	18	30	ns
Turn-off time	$t_{off}$	<	10	16	32	ns

## MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-18.




Gate connected to case

## Pinning

1 = source

2 = drain

3 = gate



Note: Drain and source are interchangeable.

Accessories: 56246 (distance disc).

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	40 V
Drain-gate voltage (open source)	$V_{DGO}$	max.	40 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	40 V
Forward gate current	$I_G$	max.	50 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	350 mW
Storage temperature range	$T_{stg}$		-65 to + 175 $^\circ\text{C}$
Operating junction temperature	$T_j$	max.	175 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air	$R_{th\ j-a}$	=	430 K/W
--------------------------------------	---------------	---	---------

## CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

## Gate cut-off currents

$-V_{GS} = 20\text{ V}; V_{DS} = 0$

$-I_{GSS} < 0.25\text{ nA}$

$-V_{GS} = 20\text{ V}; V_{DS} = 0; T_j = 150\text{ }^\circ\text{C}$

$-I_{GSS} < 0.5\text{ }\mu\text{A}$

## Drain cut-off current

$V_{DS} = 15\text{ V}; -V_{GS} = 12\text{ V}$

$I_{DSX} < 0.25\text{ nA}$

$V_{DS} = 15\text{ V}; -V_{GS} = 12\text{ V}; T_j = 150\text{ }^\circ\text{C}$

$I_{DSX} < 0.5\text{ }\mu\text{A}$

## Drain current

$V_{DS} = 15\text{ V}; V_{GS} = 0$

$I_{DSS} > 50\text{ (BSV78)}, 20\text{ (BSV79)}, 10\text{ (BSV80)}\text{ mA}$

## Gate-source cut-off voltage

$I_D = 1\text{ nA}; V_{DS} = 15\text{ V}$

$-V_{(P)GS} > 3.75\text{ (BSV78)}, 2.0\text{ (BSV79)}, 1.0\text{ (BSV80)}\text{ V}$   
 $< 11\text{ (BSV78)}, 7.0\text{ (BSV79)}, 5.0\text{ (BSV80)}\text{ V}$

## Gate-source voltage

$I_D = 1.5\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$

$-V_{GS} > 3.5\text{ (BSV78)}, 1.75\text{ (BSV79)}, 0.75\text{ (BSV80)}\text{ V}$   
 $< 10\text{ (BSV78)}, 6.0\text{ (BSV79)}, 4.0\text{ (BSV80)}\text{ V}$

## Drain-source voltage (on)

$I_D = 20\text{ mA}; V_{GS} = 0$

$V_{DSon} < 500\text{ mV}$

$I_D = 10\text{ mA}; V_{GS} = 0$

$V_{DSon} < 400\text{ mV}$

$I_D = 5\text{ mA}; V_{GS} = 0$

$V_{DSon} < 325\text{ mV}$

Drain-source resistance (on) at  $f = 1\text{ kHz}$ 

$I_D = 0; V_{GS} = 0$

$r_{ds\ on} < 25\text{ (BSV78)}, 40\text{ (BSV79)}, 60\text{ (BSV80)}\text{ }\Omega$

y parameters at  $f = 1\text{ MHz}$  (common source)

$-V_{GS} = 10\text{ V}; V_{DS} = 0$

Input capacitance

$C_{is} < 10\text{ pF}$

Feedback capacitance

$C_{rs} < 5\text{ pF}$

Switching times (see Fig. 2)

Turn-on time when switched from

-V<sub>GSo</sub>ff = 11 V to I<sub>D</sub>on = 20 mA; V<sub>DD</sub> = 10 V (BSV78)

-V<sub>GSo</sub>ff = 7 V to I<sub>D</sub>on = 10 mA; V<sub>DD</sub> = 10 V (BSV79)

-V<sub>GSo</sub>ff = 5 V to I<sub>D</sub>on = 5 mA; V<sub>DD</sub> = 10 V (BSV80)

delay time

rise time

turn-on time

Turn-off time when switched from

I<sub>D</sub>on = 20 mA to -V<sub>GSM</sub>off = 11 V; V<sub>DD</sub> = 10 V (BSV78)

I<sub>D</sub>on = 10 mA to -V<sub>GSM</sub>off = 7 V; V<sub>DD</sub> = 10 V (BSV79)

I<sub>D</sub>on = 5 mA to -V<sub>GSM</sub>off = 5 V; V<sub>DD</sub> = 10 V (BSV80)

fall time

storage time

turn-off time

	BSV78	BSV79	BSV80
t <sub>d</sub>	< 5	10	10 ns
t <sub>r</sub>	< 5	8	20 ns
t <sub>on</sub>	< 10	18	30 ns
t <sub>f</sub>	< 6	11	24 ns
t <sub>s</sub>	< 4	5	8 ns
t <sub>off</sub>	< 10	16	32 ns





Fig. 2 Switching times test circuit and input and output waveforms.

	BSV78	BSV79	BSV80
R <sub>L</sub>	= 424	909	1885 Ω

Pulse generator:

R<sub>i</sub> = 50 Ω

t<sub>r</sub> < 0.5 ns


t<sub>f</sub> < 5 ns



Oscilloscope:

R<sub>i</sub> = 50 Ω




t<sub>r</sub> < 1 ns



t<sub>f</sub> < 1 ns











## Philips Components

Data sheet	
status	Preliminary specification
date of issue	October 1990

# J108/J109/J110

## N-channel junction FETs

### FEATURES

- High speed switching
- Interchangeability of drain and source connections
- Low  $R_{DS(on)}$  at zero gate voltage ( $< 8 \Omega$  for J108)

### DESCRIPTION

Silicon symmetrical n-channel junction FETs in a SOT54 envelope. They are intended for use in applications such as analog switches, choppers and commutators.


### PINNING - SOT54

PIN	DESCRIPTION
1	gate
2	source
3	drain

### Note

1. Drain and source are interchangeable.

### PIN CONFIGURATION



**N-channel junction FETs****J108/J109/J110****LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{DS}$	drain-source voltage		-	25	V
$-V_{GSO}$	gate-source voltage		-	25	V
$-V_{GDO}$	gate-drain voltage		-	25	V
$I_G$	forward gate current	DC	-	50	mA
$P_{tot}$	total power dissipation	$T_{amb} \leq 50\text{ }^\circ\text{C}$	-	400	mW
$T_{stg}$	storage temperature range		-65	150	$^\circ\text{C}$
$T_j$	operating junction temperature		-	150	$^\circ\text{C}$

**THERMAL RESISTANCE**

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient	250	K/W

**STATIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$-I_{GSS}$	reverse gate current	$-V_{GS} = 15\text{ V}$ $V_{DS} = 0$	-	3	nA
$I_{DSX}$	drain-source cut-off current	$-V_{GS} = 10\text{ V}$ $V_{DS} = 5\text{ V}$	-	3	nA
$I_{DSS}$	drain current	$V_{GS} = 0$ $V_{DS} = 15\text{ V}$	J108 80 J109 40 J110 10	- - -	mA
$-V_{(BR)GSS}$	gate-source breakdown voltage	$-I_G = 1\text{ }\mu\text{A}$ $V_{DS} = 0$	-	25	V
$-V_{GS(off)}$	gate-source cut-off voltage	$I_D = 1\text{ }\mu\text{A}$ $V_{DS} = 5\text{ V}$	J108 3 J109 2 J110 0.5	10 6 4	V
$R_{DS(on)}$	drain-source on-resistance	$V_{GS} = 0\text{ V}$ $V_{DS} = 0.1\text{ V}$	J108 - J109 - J110 -	8 12 18	$\Omega$

# N-channel junction FETs

# J108/J109/J110

## DYNAMIC CHARACTERISTICS


$T_j = 25\text{ }^\circ\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$C_{is}$	input capacitance	$V_{DS} = 0$ $-V_{GS} = 10\text{ V}$ $f = 1\text{ MHz}$	15	30	pF
$C_{is}$	input capacitance	$V_{DS} = 0$ $-V_{GS} = 0$ $f = 1\text{ MHz}$ $T_{amb} = 25\text{ }^\circ\text{C}$	50	85	pF
$C_{rs}$	feedback capacitance	$V_{DS} = 0$ $-V_{GS} = 10\text{ V}$ $f = 1\text{ MHz}$	8	15	pF
<b>Switching times (see Fig.2)</b>					
$t_d$	delay time	note 1	2	-	ns
$t_{on}$	turn-on time	note 1	4	-	ns
$t_s$	storage time	note 1	4	-	ns
$t_{off}$	turn-off time	note 1	6	-	ns

### Notes

1. Test conditions for switching times are as follows:

- $V_{DD} = 1.5\text{ V}$ ,  $V_{GS} = 0$  to  $-V_{GS(off)}$  (all types);
- $-V_{GS(off)} = 12\text{ V}$ ,  $R_L = 100\text{ }\Omega$  (J108);
- $-V_{GS(off)} = 7\text{ V}$ ,  $R_L = 100\text{ }\Omega$  (J109);
- $-V_{GS(off)} = 5\text{ V}$ ,  $R_L = 100\text{ }\Omega$  (J110).



**N-channel junction FETs**

**J108/J109/J110**





Fig.3 Input and output waveforms.

# N-channel junction FETs

# J108/J109/J110

## PACKAGE OUTLINE







## N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Symmetrical silicon n-channel junction FETs in plastic TO-92 envelopes. They are intended for applications such as analog switches, choppers, commutators etc.

### Features

- High speed switching
- Interchangeability of drain and source connections
- Low  $R_{DS\ on}$  at zero gate voltage

### QUICK REFERENCE DATA




			J111	J112	J113	
Drain-source voltage	$\pm V_{DS}$	max.	40	40	40	V
Drain current	$I_{DSS}$	min.	20	5	2	mA
$V_{DS} = 15\text{ V}; V_{GS} = 0$						
Total power dissipation	$P_{tot}$	max.	400	400	400	mW
up to $T_{amb} = 50\text{ }^{\circ}\text{C}$						
Gate-source cut-off voltage	$-V_{GS\ off}$	min.	3	1	0.5	V
$V_{DS} = 5\text{ V}; I_D = 1\ \mu\text{A}$		max.	10	5	3	V
Drain-source on-state resistance	$R_{DS\ on}$	max.	30	50	100	$\Omega$
$V_{DS} = 0.1\text{ V}; V_{GS} = 0$						

### MECHANICAL DATA

Fig.1 TO-92.

#### Pinning

- 1 = Gate  
2 = Source  
3 = Drain



#### Marking code

J111 = J111  
J112 = J112  
J113 = J113

Dimensions in mm

Note: Drain and source are interchangeable.

7278972.4

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	40 V
Gate-source voltage	$-V_{GSO}$	max.	40 V
Gate-drain voltage	$-V_{GDO}$	max.	40 V
Gate forward current (DC)	$I_G$	max.	50 mA
Total power dissipation up to $T_{amb} = 50\text{ }^\circ\text{C}$	$P_{tot}$	max.	400 mW
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air	$R_{th\ j-a}$	=	250 K/W
--------------------------------------	---------------	---	---------

**STATIC CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

			J111	J112	J113	
Gate reverse current $-V_{GS} = 15\text{ V}; V_{DS} = 0$	$-I_{GSS}$	max.	1	1	1	nA
Drain cut-off current $V_{DS} = 5\text{ V}; -V_{GS} = 10\text{ V}$	$-I_{DSX}$	max.	1	1	1	nA
Drain saturation current $V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$	min.	20	5	2	mA
Gate-source breakdown voltage $-I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS}$	min.	40	40	40	V
Gate-source cut-off voltage $V_{DS} = 5\text{ V}; I_D = 1\text{ }\mu\text{A}$	$-V_{GS\ off}$	min. max.	3 10	1 5	0.5 3	V V
Drain-source on-state resistance $V_{DS} = 0.1\text{ V}; V_{GS} = 0$	$R_{DS\ on}$	max.	30	50	100	$\Omega$

**DYNAMIC CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Input capacitance

$V_{DS} = 0; -V_{GS} = 10\text{ V}; f = 1\text{ MHz}$

$V_{DS} = -V_{GS} = 0; f = 1\text{ MHz}$

$C_{is}$	typ.	6 pF
$C_{is}$	typ.	22 pF
	max.	28 pF

Feedback capacitance

$V_{DS} = 0; -V_{GS} = 10\text{ V}; f = 1\text{ MHz}$

$C_{rs}$	typ.	3 pF
----------	------	------

Switching times

test conditions

$V_{DD} = 10\text{ V}; V_{GS} = 0\text{ to }V_{GSoff}$

$-V_{GS off} = 12\text{ V}; R_L = 750\text{ }\Omega$  for J111

$-V_{GS off} = 7\text{ V}; R_L = 1550\text{ }\Omega$  for J112

$-V_{GS off} = 5\text{ V}; R_L = 3150\text{ }\Omega$  for J113

Rise time

$t_r$	typ.	6 ns
-------	------	------

Turn-on time

$t_{on}$	typ.	13 ns
----------	------	-------

Fall time

$t_f$	typ.	15 ns
-------	------	-------

Turn-off time

$t_{off}$	typ.	35 ns
-----------	------	-------




Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.



## P-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Silicon symmetrical p-channel junction FETs in a plastic TO-92 envelope and intended for application with analog switches, choppers, commutators etc.

A special feature is the interchangeability of the drain and source connections.

### QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Gate-source voltage	$V_{GSO}$	max.	30	V
Gate current	$-I_G$	max.	50	mA
Total power dissipation up to $T_{amb} = 50\text{ }^\circ\text{C}$	$P_{tot}$	max.	400	mW
Drain current $-V_{DS} = 15\text{ V}; V_{GS} = 0$	$-I_{DSS}$	min.	20	mA
		max.	135	mA
Drain-source ON-resistance $-V_{DS} = 0.1\text{ V}; V_{GS} = 0$	$R_{DS\ on}$	max.	85	$\Omega$

	J174	J175	J176	J177	
$-I_{DSS}$	min. 20	7	2	1.5	mA
	max. 135	70	35	20	mA
$R_{DS\ on}$	max. 85	125	250	300	$\Omega$


### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92.

Pinning:

- 1 = Source
- 2 = Gate
- 3 = Drain



Note: Drain and source are interchangeable.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Gate-source voltage	$V_{GSO}$	max.	30	V
Gate-drain voltage	$V_{GDO}$	max.	30	V
Gate current (DC)	$-I_G$	max.	50	mA
Total power dissipation up to $T_{amb} = 50\text{ }^\circ\text{C}$	$P_{tot}$	max.	400	mW
Storage temperature range	$T_{stg}$		-65 to + 150	$^\circ\text{C}$
Junction temperature	$T_j$	max.	150	$^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air	$R_{thj-a}$	=	250	K/W
--------------------------------------	-------------	---	-----	-----

**STATIC CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

			<b>J174</b>	<b>J175</b>	<b>J176</b>	<b>J177</b>	
Gate cut-off current $-V_{GS} = 20\text{ V}; V_{DS} = 0$	$I_{GSS}$	max.	1	1	1	1	nA
Drain cut-off current $-V_{DS} = 15\text{ V}; -V_{GS} = 10\text{ V}$	$-I_{DSX}$	max.	1	1	1	1	nA
Drain current $-V_{DS} = 15\text{ V}; V_{GS} = 0$	$-I_{DSS}$	min.	20	7	2	1.5	mA
		max.	135	70	35	20	mA
Gate-source breakdown voltage $I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$	$V_{(BR)GSS}$	min.	30	30	30	30	V
Gate-source cut-off voltage $-I_D = 10\text{ nA}; V_{DS} = 15\text{ V}$	$V_{GS\text{ off}}$	min.	5	3	1	0.8	V
		max.	10	6	4	2.25	V
Drain-source ON-resistance $-V_{DS} = 0.1\text{ V}; V_{GS} = 0$	$R_{DSon}$	max.	85	125	250	300	$\Omega$

**DYNAMIC CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Input capacitance,  $f = 1\text{ MHz}$

$-V_{GS} = 10\text{ V}; V_{DS} = 0\text{ V}$

$-V_{GS} = V_{DS} = 0$

$C_{is}$  typ. 8 pF

$C_{is}$  typ. 30 pF

Feedback capacitance,  $f = 1\text{ MHz}$

$-V_{GS} = 10\text{ V}; V_{DS} = 0\text{ V}$

$C_{rs}$  typ. 4 pF

Switching times (see Fig. 2 + 3)

Delay time

		J174	BSJ175	J176	J177
$t_d$	typ.	2	5	15	20 ns
Rise time	typ.	5	10	20	25 ns
Turn-on time	typ.	7	15	35	45 ns
Storage time	typ.	5	10	15	20 ns
Fall time	typ.	10	20	20	25 ns
Turn-off time	typ.	15	30	35	45 ns
Test conditions:		10	6	6	6 V
		12	8	6	3 V
		560	1200	2000	2900 $\Omega$
		0	0	0	0 V

Rise time

Turn-on time

Storage time

Fall time

Turn-off time

Test conditions:




Fig. 2 Switching times test circuit.




Fig. 3 Input and output waveforms;

$$t_d + t_r = t_{on}$$

$$t_s + t_f = t_{off}$$





## N-CHANNEL FETS


Symmetrical silicon n-channel depletion type junction field-effect transistors on a plastic microminiature envelope intended for application in thick and thin-film circuits. The transistors are intended for low-power chopper or switching applications in industry.

### QUICK REFERENCE DATA

		PMBF4391	PMBF4392	PMBF4393
Drain-source voltage	$\pm V_{DS}$	max. 40	40	40 V
Drain current				
$V_{DS} = 20\text{ V}; V_{GS} = 0$	$I_{DSS}$	> 50	25	5 mA
Gate-source cut-off voltage				
$V_{DS} = 20\text{ V}; I_D = 1\text{ nA}$	$-V_{(P)GS}$	> 4 < 10	2 5	0.5 V 3 V
Drain-source resistance (on) at $f = 1\text{ kHz}$				
$I_D = 0; V_{GS} = 0$	$R_{ds\text{ on}}$	< 30	60	100 $\Omega$
Feedback capacitance at $f = 1\text{ MHz}$				
$-V_{GS} = 12\text{ V}; V_{DS} = 0$	$C_{rs}$	< 3.5	3.5	3.5 pF
Turn-off time				
$V_{DD} = 10\text{ V}; V_{GS} = 0$				
$I_D = 12\text{ mA}; -V_{GSM} = 12\text{ V}$	$t_{off}$	< 20	—	— ns
$I_D = 6\text{ mA}; -V_{GSM} = 7\text{ V}$	$t_{off}$	< —	35	— ns
$I_D = 3\text{ mA}; -V_{GSM} = 5\text{ V}$	$t_{off}$	< —	—	50 ns

### MECHANICAL DATA

Fig. 1 SOT23.



Note: Drain and source are interchangeable.

### RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	40 V
Drain-gate voltage	$V_{DGO}$	max.	40 V
Gate-source voltage	$-V_{GSO}$	max.	40 V
Gate current (DC)	$I_G$	max.	50 mA
Total power dissipation up to $T_{amb} = 40\text{ }^\circ\text{C}^*$	$P_{tot}$	max.	250 mW
Storage temperature range	$T_{stg}$		$-65\text{ to }+150\text{ }^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

### THERMAL RESISTANCE

From junction to ambient*	$R_{th\ j-a}$	=	430 K/W
---------------------------	---------------	---	---------

### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Gate-source voltage $I_G = 1\text{ mA}; V_{DS} = 0$	$V_{GSon}$	<	1 V
Gate-source cut-off current $V_{DS} = 0\text{ V}; -V_{GS} = 20\text{ V}$	$-I_{GSS}$	<	0.1 nA
$V_{DS} = 0\text{ V}; -V_{GS} = 20\text{ V}; T_{amb} = 150\text{ }^\circ\text{C}$	$-I_{GSS}$	<	0.2 $\mu\text{A}$

		PMBF4391	PMBF4392	PMBF4393
Drain current $V_{DS} = 20\text{ V}; V_{GS} = 0$	$I_{DSS}$	> 50	25	5 mA
		< 150	75	30 mA
Gate-source breakdown voltage $-I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS}$	> 40	40	40 V
Gate-source cut-off voltage $I_D = 1\text{ nA}; V_{DS} = 20\text{ V}$	$-V_{(P)GS}$	> 4	2	0.5 V
		< 10	5	3 V
Drain-source voltage (on) $I_D = 12\text{ mA}; V_{GS} = 0$ $I_D = 6\text{ mA}; V_{GS} = 0$ $I_D = 3\text{ mA}; V_{GS} = 0$	$V_{DSon}$	< 0.4	—	— V
	$V_{DSon}$	<	0.4	— V
	$V_{DSon}$	<	—	0.4 V
Drain-source resistance (on) $I_D = 0; V_{GS} = 0; f = 1\text{ kHz}; T_{amb} = 25\text{ }^\circ\text{C}$	$r_{ds\ on}$	< 30	60	100 $\Omega$

\* Mounted on a ceramic substrate of 8 mm x 10 mm x 0,7 mm.

		PMBF4391	PMBF4392	PMBF4393
Drain cut-off current				
$-V_{GS} = 12\text{ V}$	$V_{DS} = 20\text{ V}$	$I_{DSX} < 0.1$	—	— nA
$-V_{GS} = 7\text{ V}$		$I_{DSX} < -$	0.1	— nA
$-V_{GS} = 5\text{ V}$		$I_{DSX} < -$	—	0.1 nA
$-V_{GS} = 12\text{ V}$	$V_{DS} = 20\text{ V}; T_{amb} = 150^\circ\text{C}$	$I_{DSX} < 0.2$	—	— $\mu\text{A}$
$-V_{GS} = 7\text{ V}$		$I_{DSX} < -$	0.2	— $\mu\text{A}$
$-V_{GS} = 5\text{ V}$		$I_{DSX} < -$	—	0.2 $\mu\text{A}$
<b>y-parameters (common source)</b>				
$V_{DS} = 20\text{ V}; V_{GS} = 0; f = 1\text{ MHz}; T_{amb} = 25^\circ\text{C}$				
Input capacitance	$C_{is}$	$< 14$	14	14 pF
Feedback capacitance				
$-V_{GS} = 12\text{ V}$	$C_{rs}$	$< 3.5$	—	— pF
$-V_{GS} = 7\text{ V}$	$C_{rs}$	$< -$	3.5	— pF
$-V_{GS} = 5\text{ V}$	$C_{rs}$	$< -$	—	3.5 pF
Switching times				
$V_{DD} = 10\text{ V}; V_{GS} = 0$				
Conditions $I_D$ and $-V_{GSoff}$				
	$I_D$	= 12	6	3 mA
	$-V_{GSoff}$	= 12	7	5 V
	$R_L$	= 750	1550	3150 $\Omega$
Rise time	$t_r$	$< 5$	5	5 ns
Turn on time	$t_{on}$	$< 15$	15	15 ns
Fall time	$t_f$	$< 15$	20	30 ns
Turn off time	$t_{off}$	$< 20$	35	50 ns





Fig.2 Switching times waveforms.



Pulse generator:  
 $t_r < 0.5 \text{ ns}$   
 $t_f < 0.5 \text{ ns}$   
 $t_p = 100 \mu\text{s}$   
 $\delta = 0.01$

Oscilloscope:  
 $R_i = 50 \Omega$

Fig. 3 Test circuit.




Fig.4 Power derating curve.

## Philips Components

Data sheet	
status	Preliminary specification
date of issue	October 1990

# PMBFJ108/PMBFJ109/ PMBFJ110

## N-channel junction FETs

### FEATURES

- High speed switching
- Interchangeability of drain and source connections
- Low  $R_{DS(on)}$  at zero gate voltage ( $< 8 \Omega$  for PMBFJ108)

### DESCRIPTION


Silicon symmetrical n-channel junction FETs in a SOT23 envelope. They are intended for use in applications such as analog switches, choppers and commutators, and in audio amplifiers.

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{DS}$	drain-source voltage		-	25	V
$-V_{GSO}$	gate-source voltage		-	25	V
$-V_{GDO}$	gate-drain voltage		-	25	V
$I_G$	forward gate current	DC	-	50	mA
$P_{tot}$	total power dissipation	$T_{amb} = 25 \text{ }^\circ\text{C}$ (note 1)	-	250	mW
$T_{stg}$	storage temperature range		-65	150	$^\circ\text{C}$
$T_j$	operating junction temperature		-	150	$^\circ\text{C}$

### PIN CONFIGURATION



### PINNING - SOT23

PIN	DESCRIPTION
1	drain
2	source
3	gate

### Note

1. Drain and source are interchangeable.

**N-channel junction FETs****PMBFJ108/PMBFJ109/PMBFJ110****THERMAL RESISTANCE**

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	500	K/W

**Notes**

1. Mounted on an FR-4 printboard.

**STATIC CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$-I_{GSS}$	reverse gate current	$-V_{GS} = 15\text{ V}$ $V_{DS} = 0$	-	3	nA
$I_{DSX}$	drain-source cut-off current	$V_{GS} = -10\text{ V}$ $V_{DS} = 5\text{ V}$	-	3	nA
$I_{DSS}$	drain current	$V_{GS} = 0$ $V_{DS} = 15\text{ V}$	PMBFJ108 80 PMBFJ109 40 PMBFJ110 10	- - -	mA
$-V_{(BR)GSS}$	gate-source breakdown voltage	$-I_G = 1\text{ }\mu\text{A}$ $V_{DS} = 0$	-	25	V
$-V_{GS(off)}$	gate-source cut-off voltage	$I_D = 1\text{ }\mu\text{A}$ $V_{DS} = 5\text{ V}$	PMBFJ108 3 PMBFJ109 2 PMBFJ110 0.5	10 6 4	V
$R_{DS(on)}$	drain-source on-resistance	$V_{GS} = 0\text{ V}$ $V_{DS} = 0.1\text{ V}$	PMBFJ108 - PMBFJ109 - PMBFJ110 -	8 12 18	$\Omega$

## N-channel junction FETs

## PMBFJ108/PMBFJ109/PMBFJ110

## DYNAMIC CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$C_{is}$	input capacitance	$V_{DS} = 0$ $-V_{GS} = 10\text{ V}$ $f = 1\text{ MHz}$	15	30	pF
$C_{is}$	input capacitance	$V_{DS} = 0$ $-V_{GS} = 0$ $f = 1\text{ MHz}$ $T_{amb} = 25\text{ }^\circ\text{C}$	50	85	pF
$C_{rs}$	feedback capacitance	$V_{DS} = 0$ $-V_{GS} = 10\text{ V}$ $f = 1\text{ MHz}$	8	15	pF
<b>Switching times (see Fig.2)</b>					
$t_d$	delay time	note 1	2	-	ns
$t_{on}$	turn-on time	note 1	4	-	ns
$t_s$	storage time	note 1	4	-	ns
$t_{off}$	turn-off time	note 1	6	-	ns

## Notes


1. Test conditions for switching times are as follows:

$V_{DD} = 1.5\text{ V}$ ,  $V_{GS} = 0$  to  $-V_{GS(off)}$  (all types);

$-V_{GS(off)} = 12\text{ V}$ ,  $R_L = 100\text{ }\Omega$  (PMBFJ108);

$-V_{GS(off)} = 7\text{ V}$ ,  $R_L = 100\text{ }\Omega$  (PMBFJ109);

$-V_{GS(off)} = 5\text{ V}$ ,  $R_L = 100\text{ }\Omega$  (PMBFJ110).



## N-channel junction FETs

## PMBFJ108/PMBFJ109/PMBFJ110




Fig.3 Input and output waveforms.




N-channel junction FETs

PMBFJ108/PMBFJ109/PMBFJ110

PACKAGE OUTLINE

Dimensions in mm



Marking code:

PMBFJ108 = p08

PMBFJ109 = p09

PMBFJ110 = p10

Fig.4 SOT23.



## Philips Components

Data sheet	
status	Preliminary specification
date of issue	October 1990

# PMBFJ111/PMBFJ112/ PMBFJ113 N-channel junction FETs


### FEATURES

- High-speed switching
- Low  $R_{DS(on)}$  at zero gate voltage ( $< 30 \Omega$  for PMBFJ111)
- Interchangeability of drain and source connections.

### DESCRIPTION

Silicon n-channel junction field-effect transistors in a surface-mount SOT23 envelope. They are intended for use in applications such as analog switches, choppers, commutators, multiplexers and thin and thick film hybrids.

### PIN CONFIGURATION



### PINNING - SOT23

PIN	DESCRIPTION
1	drain
2	source
3	gate

### Note

1. Drain and source are interchangeable.

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{DS}$	drain-source voltage		-	40	V
$-V_{GSO}$	gate-source voltage		-	40	V
$-V_{GDO}$	gate-drain voltage		-	40	V
$I_G$	forward gate current	DC	-	50	mA
$P_{tot}$	total power dissipation	$T_{amb} = 25 \text{ }^\circ\text{C}$ note 1	-	300	mW
$T_{stg}$	storage temperature range		-65	150	$^\circ\text{C}$
$T_j$	operating junction temperature		-	150	$^\circ\text{C}$

**N-channel junction FETs****PMBFJ111/PMBFJ112/PMBFJ113****THERMAL CHARACTERISTICS**

$$T_j = P(R_{th\ j-t} + R_{th\ t-s} + R_{th\ s-a}) + T_{amb}$$

SYMBOL	PARAMETER	MAX.	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	430	K/W
$R_{th\ j-a}$	from junction to ambient (note 2)	500	K/W

**Notes**

1. Mounted on a ceramic substrate, 8 mm x 10 mm x 0.7 mm.
2. Mounted on printed circuit board.

**STATIC CHARACTERISTICS**

$$T_j = 25\text{ }^{\circ}\text{C.}$$

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$-I_{GSS}$	reverse gate current	$-V_{GS} = 15\text{ V}$ $V_{DS} = 0$	-	1	nA
$I_{DSS}$	drain current	$V_{GS} = 0$ $V_{DS} = 15\text{ V}$	PMBFJ111 20 PMBFJ112 5 PMBFJ113 2	- - -	mA
$-V_{(BR)GSS}$	gate-source breakdown voltage	$-I_G = 1\text{ }\mu\text{A}$ $V_{DS} = 0$	40	-	V
$-V_{GS(off)}$	gate-source cut-off voltage	$I_D = 1\text{ }\mu\text{A}$ $V_{DS} = 5\text{ V}$	PMBFJ111 3 PMBFJ112 1 PMBFJ113 0.5	10 5 3	V
$R_{DS(on)}$	drain-source on-resistance	$V_{GS} = 0\text{ V}$ $V_{DS} = 0.1\text{ V}$	PMBFJ111 - PMBFJ112 - PMBFJ113 -	30 50 100	$\Omega$

## N-channel junction FETs

## PMBFJ111/PMBFJ112/PMBFJ113

## DYNAMIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$C_{iss}$	input capacitance	$V_{DS} = 0$ $-V_{GS} = 10\text{ V}$ $f = 1\text{ MHz}$	6	-	pF
		$V_{DS} = 0$ $-V_{GS} = 0$ $f = 1\text{ MHz}$ $T_{amb} = 25\text{ }^\circ\text{C}$	22	28	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 0$ $-V_{GS} = 10\text{ V}$ $f = 1\text{ MHz}$	3	-	pF
<b>Switching times (see Fig.2)</b>					
$t_r$	rise time	note 1	6	-	ns
$t_{on}$	turn-on time	note 1	13	-	ns
$t_f$	fall time	note 1	15	-	ns
$t_{off}$	turn-off time	note 1	35	-	ns

## Notes

1. Test conditions for switching times are as follows:

- $V_{DD} = 10\text{ V}$ ,  $V_{GS} = 0$  to  $-V_{GS(off)}$  (all types);
- $-V_{GS(off)} = 12\text{ V}$ ,  $R_L = 750\text{ }\Omega$  (PMBFJ111);
- $-V_{GS(off)} = 7\text{ V}$ ,  $R_L = 1550\text{ }\Omega$  (PMBFJ112);
- $-V_{GS(off)} = 5\text{ V}$ ,  $R_L = 3150\text{ }\Omega$  (PMBFJ113).





Fig.2 Switching circuit.

## N-channel junction FETs

## PMBFJ111/PMBFJ112/PMBFJ113



**N-channel junction FETs**


**PMBFJ111/PMBFJ112/PMBFJ113**

**PACKAGE OUTLINE**

Dimensions in mm

**Marking code:**

PMBFJ111 = p11  
 PMBFJ112 = p12  
 PMBFJ113 = p13



See also soldering recommendations

Fig.4 SOT23.





## P-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Silicon symmetrical p-channel junction FETs in plastic microminiature SOT-23 envelopes.

They are intended for application with analogue switches, choppers, commutators etc. using SMD technology.

A special feature is the interchangeability of the drain and source connections.

## QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Gate-source voltage	$V_{GS0}$	max.	30	V
Gate current	$-I_G$	max.	50	mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	300	mW


	PMBFJ174	175	176	177	
Drain current $-V_{DS} = 15\text{ V}; V_{GS} = 0$	$-I_{DSS} >$	20	7	2	1,5 mA
	$-I_{DSS} <$	135	70	35	20 mA
Drain-source ON-resistance $-V_{DS} = 0,1\text{ V}; V_{GS} = 0$	$R_{DS\text{ on}}$	$< 85$	125	250	300 $\Omega$

## MECHANICAL DATA

Fig. 1 SOT-23.

Pinning:


- 1 = Drain
- 2 = Source
- 3 = Gate



Dimensions in mm

Marking codes:

- 174 to p6X
- 175 to p6W
- 176 to p6S
- 177 to p6Y



7296885

TOP VIEW

Note: Drain and source are interchangeable.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Gate-source voltage	$V_{GSO}$	max.	30	V
Gate-drain voltage	$V_{GDO}$	max.	30	V
Gate current (d.c.)	$-I_G$	max.	50	mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}^*$	$P_{tot}$	max.	300	mW
Storage temperature range	$T_{stg}$		-65 to + 150	$^\circ\text{C}$
Junction temperature	$T_j$	max.	150	$^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air	$R_{thj-a}$	=	430	K/W
--------------------------------------	-------------	---	-----	-----

**STATIC CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

		PMBFJ174	175	176	177	
Gate cut-off current						
$-V_{GS} = 20\text{ V}; V_{DS} = 0$	$I_{GSS}$	< 1	1	1	1	nA
Drain cut-off current						
$-V_{DS} = 15\text{ V}; -V_{GS} = 10\text{ V}$	$-I_{DSX}$	< 1	1	1	1	nA
Drain current						
$-V_{DS} = 15\text{ V}; V_{GS} = 0$	$-I_{DSS}$	> 20 < 135	7 70	2 35	1,5 20	mA mA
Gate-source breakdown voltage						
$I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$	$V_{(BR)GSS}$	> 30	30	30	30	V
Gate-source cut-off voltage						
$-I_D = 10\text{ nA}; V_{DS} = 15\text{ V}$	$V_{GS\text{ off}}$	> 5 < 10	3 6	1 4	0,8 2,25	V V
Drain-source ON-resistance						
$-V_{DS} = 0,1\text{ V}; V_{GS} = 0$	$R_{DS\text{ on}}$	< 85	125	250	300	$\Omega$

\* Mounted on a ceramic substrate of 8 mm x 10 mm x 0,7 mm.

**DYNAMIC CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Input capacitance,  $f = 1\text{ MHz}$

$-V_{GS} = 10\text{ V}; V_{DS} = 0\text{ V}$

$-V_{GS} = V_{DS} = 0$

$C_{is}$	typ.	8	pF
$C_{is}$	typ.	30	pF

Feedback capacitance,  $f = 1\text{ MHz}$

$-V_{GS} = 10\text{ V}; V_{DS} = 0\text{ V}$

$C_{rs}$	typ.	4	pF
----------	------	---	----

Switching times (see Fig. 2 + 3)

Delay time

$t_d$	typ.	2	5	15	20	ns
-------	------	---	---	----	----	----

Rise time

$t_r$	typ.	5	10	20	25	ns
-------	------	---	----	----	----	----

Turn-on time

$t_{on}$	typ.	7	15	35	45	ns
----------	------	---	----	----	----	----

Storage temperature

$t_s$	typ.	5	10	15	20	ns
-------	------	---	----	----	----	----

Fall time

$t_f$	typ.	10	20	20	25	ns
-------	------	----	----	----	----	----

Turn-off time

$t_{off}$	typ.	15	30	35	45	ns
-----------	------	----	----	----	----	----

Test conditions:

$-V_{DD}$	10	6	6	6	V
$V_{GS\text{ off}}$	12	8	6	3	V
$R_L$	560	1200	2000	2900	$\Omega$
$V_{GS\text{ on}}$	0	0	0	0	V

Rise time input voltage  $< 1\text{ ns}$




Fig. 2 Switching times test circuit




Fig. 3 Input and output waveforms

$$t_d + t_r = t_{on}$$

$$t_s + t_f = t_{off}$$



## N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Symmetrical silicon n-channel junction FETs in plastic TO-92 envelopes. They are intended for applications such as analog switches, choppers, commutators etc.

### QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	40	V
Total power dissipation up to $T_{amb} = 25^\circ C$	$P_{tot}$	max.	360	mW
Drain current $V_{DS} = 20 V; V_{GS} = 0$	$I_{DSS}$	min.	50	5 mA
Gate-source cut-off voltage $V_{DS} = 20 V; I_D = 1 nA$	$-V_{GS off}$	min. max.	4 10	0.5 V 3 V
Drain-source on-resistance $I_D = 1 mA; V_{GS} = 0$	$R_{DS on}$	max.	30	100 $\Omega$

	PN4391	PN4392	PN4393
$I_{DSS}$ min.	50	25	5 mA
$-V_{GS off}$ min.	4	2	0.5 V
$-V_{GS off}$ max.	10	5	3 V
$R_{DS on}$ max.	30	60	100 $\Omega$





### MECHANICAL DATA

Dimensions in mm

Fig.1 TO-92.

#### Pinning

- 1 = Gate
- 2 = Source
- 3 = Drain



Note: Drain and source are interchangeable.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	40	V
Gate-source voltage	$-V_{GSO}$	max.	40	V
Gate-drain voltage	$-V_{GDO}$	max.	40	V
Forward gate current (DC)	$I_G$	max.	50	mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	360	mW
Storage temperature range	$T_{stg}$		-65 to +150	$^\circ\text{C}$
Junction temperature	$T_j$	max.	150	$^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air	$R_{th\ j-a}$	=	350	K/W
--------------------------------------	---------------	---	-----	-----

**STATIC CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

			PN4391	PN4392	PN4393	
Reverse gate current						
$-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS}$	max.	1.0	1.0	1.0 nA	
$-V_{GS} = 20\text{ V}; V_{DS} = 0$ $T_{amb} = 100\text{ }^\circ\text{C}$	$-I_{GSS}$	max.	200	200	200 nA	
Drain cut-off current						
$-V_{GS} = 12\text{ V}$	$I_{DSX}$	max.	1.0	1.0	nA	
$-V_{GS} = 7\text{ V}$						$V_{DS} = 20\text{ V}$
$-V_{GS} = 5\text{ V}$						
$-V_{GS} = 12\text{ V}$	$I_{DSX}$	max.	200	200	nA	
$-V_{GS} = 7\text{ V}$						$V_{DS} = 20\text{ V}$ $T_{amb} = 100\text{ }^\circ\text{C}$
$-V_{GS} = 5\text{ V}$						
Drain saturation current	$I_{DSS}$					
$V_{DS} = 20\text{ V}; V_{GS} = 0$		min.	50	25	5 mA	
		max.	150	100	60 mA	
Gate-source breakdown voltage	$-V_{(BR)GSS}$	min.	40	40	40 V	
$-I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$						
Gate-source cut-off voltage	$-V_{GS\ off}$	min.	4.0	2.0	0.5 V	
$V_{DS} = 20\text{ V}; I_D = 1\text{ mA}$		max.	10	5.0	3.0 V	
Drain-source on-resistance	$R_{DS\ on}$	max.	30	60	100 $\Omega$	
$I_D = 1\text{ mA}; V_{GS} = 0$						
Drain-source on-voltage	$V_{DS\ on}$	max.	0.4		V	
$V_{GS} = 0; I_D = 12\text{ mA}$	$V_{DS\ on}$	max.		0.4	V	
$V_{GS} = 0; I_D = 6\text{ mA}$	$V_{DS\ on}$	max.			0.4 V	
$V_{GS} = 0; I_D = 3\text{ mA}$	$V_{DS\ on}$	max.				

**DYNAMIC CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

		PN4391	PN4392	PN4393
Drain-source on-resistance				
$V_{DS} = 0; V_{GS} = 0; f = 1\text{ kHz}; T_a = 25\text{ }^\circ\text{C}$	$R_{DS\text{ on}}$	max. 30	60	100 $\Omega$
Input capacitance				
$V_{DS} = 20\text{ V}; V_{GS} = 0; f = 1\text{ MHz}; T_a = 25\text{ }^\circ\text{C}$	$C_{iss}$	max. 16	16	16 pF
Feedback capacitance				
$V_{DS} = 0; -V_{GS} = 12\text{ V}$ $V_{DS} = 0; -V_{GS} = 7\text{ V}$ $V_{DS} = 0; -V_{GS} = 5\text{ V}$	$f = 1\text{ MHz}$ $C_{rss}$ $C_{rss}$ $C_{rss}$	max. 5		pF
		max. 5	5	pF
		max.		5 pF
Switching times				
test conditions				
$V_{DD} = 10\text{ V}; V_{GS} = 0\text{ to }V_{GS\text{ off}}$	$I_D$	= 12	6.0	3.0 mA
	$-V_{GS\text{ off}}$	= 12	7.0	5.0 V
	$R_L$	= 750	1550	3150 $\Omega$
Rise time	$t_r$	max. 5	5	5 ns
Turn-on time	$t_{on}$	max. 15	15	15 ns
Fall time	$t_f$	max. 15	20	30 ns
Turn-off time	$t_{off}$	max. 20	35	50 ns




Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.



Data sheet	
status	Preliminary specification
date of issue	October 1990

# PZFJ108/PZFJ109/PZFJ110

## N-channel junction FETs

### FEATURES

- High speed switching
- Interchangeability of drain and source connections
- Low  $R_{DS(on)}$  at zero gate voltage ( $< 8 \Omega$  for PZFJ108)

### DESCRIPTION

Silicon symmetrical n-channel junction FETs in a SOT223 envelope. They are intended for use in applications such as analog switches, choppers and commutators, as well as in audio amplifiers.


### PINNING - SOT223

PIN	DESCRIPTION
1	drain
2	gate
3	source
4	gate

### Note

1. Drain and source are interchangeable.

### PIN CONFIGURATION



**N-channel junction FETs****PZFJ108/PZFJ109/PZFJ110****LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{DS}$	drain-source voltage		-	25	V
$-V_{GSO}$	gate-source voltage		-	25	V
$-V_{GDO}$	gate-drain voltage		-	25	V
$I_G$	forward gate current	DC	-	50	mA
$P_{tot}$	total power dissipation	$T_{amb} \leq 50\text{ }^\circ\text{C}$ (note 1)	-	1.5	W
$T_{stg}$	storage temperature range		-65	150	$^\circ\text{C}$
$T_j$	operating junction temperature		-	150	$^\circ\text{C}$

**THERMAL RESISTANCE**

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	83.3	K/W

**Notes**

1. Device mounted on an epoxy PCB, 40 mm x 40 mm x 1.5 mm. Mounting pad for the gate lead minimum 6 cm<sup>2</sup>.

**STATIC CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$-I_{GSS}$	reverse gate current	$-V_{GS} = 15\text{ V}$ $V_{DS} = 0$	-	3	nA
$I_{DSX}$	drain-source cut-off current	$-V_{GS} = 10\text{ V}$ $V_{DS} = 5\text{ V}$	-	3	nA
$I_{DSS}$	drain current	$V_{GS} = 0$ $V_{DS} = 15\text{ V}$	PZFJ108 80 PZFJ109 40 PZFJ110 10	- - -	mA
$-V_{(BR)GSS}$	gate-source breakdown voltage	$-I_G = 1\text{ }\mu\text{A}$ $V_{DS} = 0$	-	25	V
$-V_{GS(off)}$	gate-source cut-off voltage	$I_D = 1\text{ }\mu\text{A}$ $V_{DS} = 5\text{ V}$	PZFJ108 3 PZFJ109 2 PZFJ110 0.5	10 6 4	V
$R_{DS(on)}$	drain-source on-resistance	$V_{GS} = 0\text{ V}$ $V_{DS} = 0.1\text{ V}$	PZFJ108 - PZFJ109 - PZFJ110 -	8 12 18	$\Omega$

## N-channel junction FETs

## PZFJ108/PZFJ109/PZFJ110

## DYNAMIC CHARACTERISTICS


$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$C_{is}$	input capacitance	$V_{DS} = 0$ $-V_{GS} = 10\text{ V}$ $f = 1\text{ MHz}$	15	30	pF
$C_{is}$	input capacitance	$V_{DS} = 0$ $-V_{GS} = 0$ $f = 1\text{ MHz}$ $T_{amb} = 25\text{ }^\circ\text{C}$	50	85	pF
$C_{rs}$	feedback capacitance	$V_{DS} = 0$ $-V_{GS} = 10\text{ V}$ $f = 1\text{ MHz}$	8	15	pF
<b>Switching times (see Figs. 2 and 3)</b>					
$t_d$	delay time	note 1	2	-	ns
$t_{on}$	turn-on time	note 1	4	-	ns
$t_s$	storage time	note 1	4	-	ns
$t_{off}$	turn-off time	note 1	6	-	ns

## Notes

1. Test conditions for switching times are as follows:

- $V_{DD} = 1.5\text{ V}$ ,  $V_{GS} = 0$  to  $-V_{GS(off)}$  (all types);
- $-V_{GS(off)} = 12\text{ V}$ ,  $R_L = 100\ \Omega$  (PZFJ108);
- $-V_{GS(off)} = 7\text{ V}$ ,  $R_L = 100\ \Omega$  (PZFJ109);
- $-V_{GS(off)} = 5\text{ V}$ ,  $R_L = 100\ \Omega$  (PZFJ110).



**N-channel junction FETs**

**PZFJ108/PZFJ109/PZFJ110**





Fig.3 Input and output waveforms.

**N-channel junction FETs**

**PZFJ108/PZFJ109/PZFJ110**

**PACKAGE OUTLINE**

Dimensions in mm



MSA035

Marking code:

PZFJ108 = ZFJ108

PZFJ109 = ZFJ109

PZFJ110 = ZFJ110

Fig.4 SOT223.



## Philips Components

Data sheet	
status	Preliminary specification
date of issue	October 1990

# 2N3819

## N-channel J-FET

### FEATURES

- Low cost
- Specified at 100 MHz
- Automatic insertion package.


### DESCRIPTION

N-channel junction field-effect transistor in a plastic TO-92 envelope. It is intended for use in general purpose amplifiers and for analog switching.

### PINNING - TO-92

PIN	DESCRIPTION
1	drain
2	gate
3	source

### PIN CONFIGURATION



**N-channel J-FET****2N3819****LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{DS}$	drain-source voltage		-	25	V
$-V_{GSO}$	gate-source voltage	open drain $I_D = 0$	-	25	V
$V_{DGO}$	drain-gate voltage	open source $I_S = 0$	-	25	V
$I_G$	gate current		-	10	mA
$P_{tot}$	total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$	-	360	mW
$T_{stg}$	storage temperature range		-65	150	$^\circ\text{C}$
$T_j$	junction temperature		-	150	$^\circ\text{C}$

**THERMAL RESISTANCE**

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient	347	K/W




Fig.2 Total power dissipation as a function of ambient temperature.




**N-channel J-FET****2N3819****CHARACTERISTICS** $T_{amb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$-V_{(BR)GSS}$	gate-source breakdown voltage	$V_{DS} = 0$ $-I_G = 1\text{ }\mu\text{A}$	25	-	V
$-I_{GSS}$	gate-source leakage current	$-V_{GS} = 15\text{ V}$ $V_{DS} = 0$	-	2	nA
		$-V_{GS} = 15\text{ V}$ $V_{DS} = 0$ $T_{amb} = 100\text{ }^{\circ}\text{C}$	-	2	$\mu\text{A}$
$I_{DSS}$	drain-source current	$V_{GS} = 0$ $V_{DS} = 15\text{ V}$	2	20	mA
$-V_{GS}$	gate-source voltage	$I_D = 200\text{ }\mu\text{A}$ $V_{DS} = 15\text{ V}$	0.5	7.5	V
$-V_{(P)GS}$	gate-source cut-off voltage	$I_D = 2\text{ nA}$ $V_{DS} = 15\text{ V}$	-	8	V
$ y_{fs} $	transfer admittance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ kHz}$	2	6.5	mS
$ y_{fs} $	transfer admittance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 100\text{ MHz}$	1.6	-	mS
$ y_{os} $	output admittance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ kHz}$	-	50	$\mu\text{S}$
$C_{iss}$	input capacitance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	8	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	4	pF

# N-channel J-FET

# 2N3819

## PACKAGE OUTLINE



## Philips Components

Data sheet	
status	Preliminary specification
date of issue	October 1990

# 2N3820

## P-channel J-FET


### DESCRIPTION

Silicon p-channel junction field-effect transistor in a plastic TO-92 envelope. It is intended for use in general purpose amplifiers.

### PINNING - TO-92

PIN	DESCRIPTION
1	drain
2	gate
3	source

### PIN CONFIGURATION



**P-channel J-FET****2N3820****LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{DS}$	drain-source voltage		-	20	V
$+V_{GS}$	gate-source voltage		-	20	V
$-V_{DG}$	drain-gate voltage		-	20	V
$-I_G$	gate current		-	10	mA
$P_{tot}$	total power dissipation	$T_{amb} = 25\text{ }^{\circ}\text{C}$	-	360	mW
$T_{stg}$	storage temperature range		-65	150	$^{\circ}\text{C}$
$T_j$	junction temperature		-	150	$^{\circ}\text{C}$

**THERMAL RESISTANCE**

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient	347	K/W




Fig.2 Total power dissipation as a function of ambient temperature.


**P-channel J-FET****2N3820****CHARACTERISTICS** $T_{amb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{(BR)GSS}$	gate-source breakdown voltage	$V_{DS} = 0$ $I_G = 10\text{ }\mu\text{A}$	20	-	V
$I_{GSS}$	gate-source leakage current	$V_{GS} = 10\text{ V}$ $V_{DS} = 0$	-	20	nA
		$V_{GS} = 10\text{ V}$ $V_{DS} = 0$ $T_{amb} = 100\text{ }^{\circ}\text{C}$	-	2	$\mu\text{A}$
$-I_{DSS}$	drain-source current	$V_{GS} = 0$ $-V_{DS} = 10\text{ V}$	0.3	15	mA
$V_{GS}$	gate-source voltage	$-I_D = 30\text{ }\mu\text{A}$ $-V_{DS} = 10\text{ V}$	0.3	7.9	V
$V_{(P)GS}$	gate-source cut-off voltage	$-I_D = 10\text{ nA}$ $-V_{DS} = 10\text{ V}$	-	8	V
$ y_{fs} $	transfer admittance	$-V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 1\text{ kHz}$	0.8	5	mS
		$-V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 10\text{ MHz}$	0.7	-	mS
$ y_{os} $	output admittance	$-V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 1\text{ kHz}$	-	200	$\mu\text{S}$
$C_{iss}$	input capacitance	$-V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	32	pF
$-C_{rss}$	feedback capacitance	$-V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	16	pF

# P-channel J-FET

# 2N3820

## PACKAGE OUTLINE



## N-CHANNEL JUNCTION FIELD-EFFECT TRANSISTOR

Symmetrical n-channel, depletion type, silicon junction field-effect transistor, designed primarily for small-signal general purpose high-frequency amplifier applications. The 2N3822 features low gate leakage current and low input capacitance.

### QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	50 V
Gate-source voltage	$-V_{GS}$	max.	50 V
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	250 mW
Drain current $V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$		2 to 10 mA
Transfer admittance $V_{DS} = 15\text{ V}; V_{GS} = 0; f = 1\text{ kHz}$	$ Y_{fs} $		3,0 to 6,5 mS
$V_{DS} = 15\text{ V}; V_{GS} = 0; f = 100\text{ MHz}$	$ Y_{fs} $	>	3,0 mS




### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.

#### Pinning

- 1 = source
- 2 = drain
- 3 = gate
- 4 = shield lead  
connected  
to case



Note: Drain and source are interchangeable.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	50 V
Drain-gate voltage	$V_{DG}$	max.	50 V
Gate-source voltage	$-V_{GS}$	max.	50 V
Gate current (d.c.)	$I_G$	max.	10 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	250 mW
Storage temperature range	$T_{stg}$		-65 to + 175 $^\circ\text{C}$
Junction temperature	$T_j$	max.	175 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air	$R_{th\ j-a}$	=	590 K/W
--------------------------------------	---------------	---	---------

**CHARACTERISTICS** with source connected to case for all measurements $T_{amb} = 25\text{ }^\circ\text{C}$  unless otherwise specified

Gate cut-off current

$-V_{GS} = 30\text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	0,1 nA
$-V_{GS} = 30\text{ V}; V_{DS} = 0; T_{amb} = 150\text{ }^\circ\text{C}$	$-I_{GSS}$	<	0,1 $\mu\text{A}$

Drain current \*

$V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$		2 to 10 mA
------------------------------------	-----------	--	------------

Gate-source breakdown voltage

$-I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS}$	>	50 V
---	----------------	---	------

Gate-source voltage

$V_{DS} = 15\text{ V}; I_D = 200\text{ }\mu\text{A}$	$-V_{GS}$		1 to 4 V
--	-----------	--	----------

Gate-source cut-off voltage

$V_{DS} = 15\text{ V}; I_D = 0,5\text{ nA}$	$-V_{(P)GS}$	<	6 V
---	--------------	---	-----

**Small-signal common source characteristics** $V_{DS} = 15\text{ V}; V_{GS} = 0$ 

Transfer admittance \*

$f = 1\text{ kHz}$	$ Y_{fs} $		3,0 to 6,5 mS
$f = 100\text{ MHz}$	$ Y_{fs} $	>	3,0 mS

Output admittance at  $f = 1\text{ kHz}$  \*

	$ Y_{os} $	<	20 $\mu\text{S}$
--	------------	---	------------------

Input capacitance at  $f = 1\text{ MHz}$ 

	$C_{iss}$	<	6 pF
--	-----------	---	------

Feedback capacitance at  $f = 1\text{ MHz}$ 

	$C_{rss}$	<	3 pF
--	-----------	---	------

Noise figure

$V_{DS} = 15\text{ V}; V_{GS} = 0; R_G = 1\text{ M}\Omega$			
$f = 10\text{ Hz}; B = 5\text{ Hz}$	F	<	5 dB

Equivalent input noise voltage

$V_{DS} = 15\text{ V}; V_{GS} = 0$			
$f = 10\text{ Hz}; B = 5\text{ Hz}$	$V_n$	<	200 nV/ $\sqrt{\text{Hz}}$

\* Measured under pulse conditions:  $t_p = 100\text{ ms}; \delta \leq 0,1$ .



## N-CHANNEL JUNCTION FIELD-EFFECT TRANSISTOR

Symmetrical n-channel, depletion type, silicon planar epitaxial junction field-effect transistor in a TO-72 metal envelope, intended for v.h.f. amplifier and mixer applications in industrial service.

### QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Gate-source voltage	$-V_{GS}$	max.	30 V
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	250 mW
Drain current $V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$		4 to 20 mA
Feedback capacitance at $f = 1\text{ MHz}$ $V_{DS} = 15\text{ V}; V_{GS} = 0$	$C_{rss}$	<	2 pF
Transfer admittance $V_{DS} = 15\text{ V}; V_{GS} = 0; f = 200\text{ MHz}$	$ Y_{fs} $	>	3,2 mS
Noise figure at $f = 100\text{ MHz}$ $V_{DS} = 15\text{ V}; V_{GS} = 0; R_G = 1\text{ k}\Omega$	F	<	2,5 dB




### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.

#### Pinning

- 1 = source
- 2 = drain
- 3 = gate
- 4 = shield lead  
connected to  
case



Note: Drain and source are interchangeable.

Accessories: 56246 (distance disc).

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Drain-gate voltage	$V_{DG}$	max.	30 V
Gate-source voltage	$-V_{GS}$	max.	30 V
Gate current (d.c.)	$I_G$	max.	10 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	250 mW
Storage temperature range	$T_{stg}$		$-65$ to $+175\text{ }^\circ\text{C}$
Junction temperature	$T_j$	max.	175 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air	$R_{th\ j-a}$	=	590 K/W
--------------------------------------	---------------	---	---------

**CHARACTERISTICS** with source and shield connected to case for all measurements $T_{amb} = 25\text{ }^\circ\text{C}$  unless otherwise specified

## Gate cut-off current

$-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	0,5 nA
$-V_{GS} = 20\text{ V}; V_{DS} = 0; T_{amb} = 150\text{ }^\circ\text{C}$	$-I_{GSS}$	<	0,5 $\mu\text{A}$

## Drain current \*

$V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$		4 to 20 mA
------------------------------------	-----------	--	------------

## Gate-source breakdown voltage

$-I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS}$	>	30 V
---	----------------	---	------

## Gate-source voltage

$I_D = 400\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$	$-V_{GS}$		1,0 to 7,5 V
--	-----------	--	--------------

## Gate-source cut-off voltage

$V_{DS} = 15\text{ V}; I_D = 0,5\text{ nA}$	$-V_{(P)GS}$	<	8 V
---	--------------	---	-----

**Small-signal common source characteristics** $V_{DS} = 15\text{ V}; V_{GS} = 0$ 

## Transfer admittance \*

$f = 1\text{ kHz}$	$ Y_{fs} $		3,5 to 6,5 mS
$f = 200\text{ MHz}$	$ Y_{fs} $	>	3,2 mS

Output admittance at  $f = 1\text{ kHz}$  \*

$ Y_{os} $	<	35 $\mu\text{S}$
------------	---	------------------

Input capacitance at  $f = 1\text{ MHz}$ 

$C_{iss}$	<	6 pF
-----------	---	------

Feedback capacitance at  $f = 1\text{ MHz}$ 

$C_{rss}$	<	2 pF
-----------	---	------

Real part of input conductance at  $f = 200\text{ MHz}$ 

$\text{Re}(Y_{is})$	<	0,8 mS
---------------------	---	--------

Real part of output conductance at  $f = 200\text{ MHz}$ 

$\text{Re}(Y_{os})$	<	0,2 mS
---------------------	---	--------

Noise figure at  $f = 100\text{ MHz}$ 

$V_{DS} = 15\text{ V}; V_{GS} = 0; R_G = 1\text{ k}\Omega$	F	<	2,5 dB
--	---	---	--------

\* Measured under pulse conditions:  $t_p = 100\text{ ms}; \delta \leq 0,1$ .

## N-CHANNEL SILICON FET

Symmetrical n-channel, depletion type, planar epitaxial junction field-effect transistor in a TO-72 metal envelope with the shield lead connected to the case. The transistor is suitable in a variety of low power switching applications, e.g. in multiplexing systems.

### QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30 V
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	250 mW
Drain current $V_{DS} = 20\text{ V}; V_{GS} = 0$	$I_{DSS}$	>	2 mA
Gate-source cut-off voltage $I_D = 10\text{ nA}; V_{DS} = 10\text{ V}$	$-V_{(P)GS}$		4 to 6 V
Feedback capacitance at $f = 1\text{ MHz}$ $V_{DS} = 0; V_{GS} = 7\text{ V}$	$C_{rs}$	<	1,5 pF
Drain-source resistance (on) at $f = 1\text{ kHz}$ $V_{GS} = 0; I_D = 0$	$R_{DSon}$	<	220 $\Omega$



### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.

#### Pinning

- 1 = source
- 2 = drain
- 3 = gate
- 4 = shield lead  
connected to  
case



Accessories: 56246 (distance disc).

Note: Drain and source are interchangeable

**RATINGS** Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Drain-gate voltage (open source)	$V_{DGO}$	max.	30	V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30	V
Gate current	$I_G$	max.	10	mA
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	250	mW
Storage temperature range	$T_{stg}$		-55 to +175	$^{\circ}\text{C}$
Junction temperature	$T_j$	max.	175	$^{\circ}\text{C}$

**THERMAL RESISTANCE**

From junction to ambient	$R_{th\ j-a}$	=	590	K/W
--------------------------	---------------	---	-----	-----

**CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified**Gate cut-off currents**

$-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	0.1	nA
-------------------------------------	------------	---	-----	----

**Drain current**

$V_{DG} = 20\text{ V}; I_S = 0$	$I_{DGO}$	<	0.1	nA
---------------------------------	-----------	---	-----	----

$V_{DG} = 20\text{ V}; I_S = 0; T_{amb} = 150\text{ }^\circ\text{C}$	$I_{DGO}$	<	0.2	$\mu\text{A}$
--	-----------	---	-----	---------------

**Drain current <sup>1)</sup>**

$V_{DS} = 20\text{ V}; V_{GS} = 0$	$I_{DSS}$	>	2	mA
------------------------------------	-----------	---	---	----

**Gate-source breakdown voltage**

$-I_G = 1.0\text{ }\mu\text{A}; V_{DS} = 0$	$-V_{(BR)GS}$	>	30	V
---	---------------	---	----	---

**Gate-source voltage**

$I_D = 10\text{ nA}; V_{DS} = 10\text{ V}$	$-V_{(P)GS}$		4 to 6	V
--	--------------	--	--------	---

**Drain-source voltage**

$I_D = 1.0\text{ mA}; V_{GS} = 0$	$V_{DS}$	<	0.25	V
-----------------------------------	----------	---	------	---

**Drain cut-off current**

$V_{DS} = 10\text{ V}; -V_{GS} = 7.0\text{ V}$	$I_D$	<	1.0	nA
--	-------	---	-----	----

$V_{DS} = 10\text{ V}; -V_{GS} = 7.0\text{ V}; T_{amb} = 150\text{ }^\circ\text{C}$	$I_D$	<	2.0	$\mu\text{A}$
---	-------	---	-----	---------------

**Drain-source resistance (on) at  $f = 1\text{ kHz}$** 

$V_{GS} = 0; I_D = 0$	$R_{DSon}$	<	220	$\Omega$
-----------------------	------------	---	-----	----------

**Input capacitance at  $f = 1\text{ MHz}$** 

$V_{DS} = 20\text{ V}; V_{GS} = 0$	$C_{iss}$	<	6	pF
------------------------------------	-----------	---	---	----

**Feedback capacitance at  $f = 1\text{ MHz}$** 

$V_{DS} = 0; V_{GS} = 7\text{ V}$	$C_{rss}$	<	1.5	pF
-----------------------------------	-----------	---	-----	----

**Switching times**

$V_{DD} = 1.5\text{ V}; I_{D\text{on}} = 1.0\text{ mA}$				
---	--	--	--	--

$V_{GS\text{on}} = 0; -V_{GS\text{off}} = 6\text{ V}$				
---	--	--	--	--

delay time	$t_d$	<	20	ns
------------	-------	---	----	----

rise time	$t_r$	<	100	ns
-----------	-------	---	-----	----

turn off time	$t_{off}$	<	100	ns
---------------	-----------	---	-----	----

CHARACTERISTICS (continued)

Switching times

$V_{DD} = 1.5 \text{ V}; I_{D \text{ on}} = 1.0 \text{ mA}$

$V_{GS \text{ on}} = 0; -V_{GS \text{ off}} = 6 \text{ V}$

delay time	$t_d$	<	20	ns
rise time	$t_r$	<	100	ns
turn off time	$t_{\text{off}}$	<	100	ns




Fig. 2 Test circuit




Fig. 3 Waveforms

Pulse generator:

$t_r < 1.0 \text{ ns}$

$t_f < 1.0 \text{ ns}$

$t_p = 1.0 \mu\text{s}$

$\sigma < 0.5$

$R_S = 50 \Omega$

Oscilloscope:

$t_r < 10 \text{ ns}$

$R_i > 5 \text{ M}\Omega$

$C_i < 10 \text{ pF}$

## N-CHANNEL FETS

Silicon symmetrical n-channel depletion type junction field-effect transistors in TO-18 metal envelopes with the gate connected to the case. The transistors are intended for low power switching applications in industrial service.

### QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	40	V		
Total power dissipation up to $T_{case} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max	1.5	W		
Drain current			<b>2N4091</b>	<b>2N4092</b>	<b>2N4093</b>	
$V_{DS} = 20\text{ V}; V_{GS} = 0$	$I_{DSS}$	>	30	15	8	mA
Gate-source cut-off voltage						
$I_D = 1\text{ nA}; V_{DS} = 20\text{ V}$	$-V_{(P)GS}$	>	5,0	2,0	1,0	V
		<	10	7,0	5,0	V
Drain-source resistance (on) at $f = 1\text{ kHz}$						
$I_D = 0; V_{GS} = 0$	$R_{DS\ on}$	<	30	50	80	$\Omega$
Feedback capacitance at $f = 1\text{ MHz}$						
$V_{DS} = 0; -V_{GS} = 20\text{ V}$	$C_{rs}$	<	5,0		pF	
Turn-off time						
$V_{DD} = 3,0\text{ V}; V_{GS} = 0$						
$I_D = 6,6\text{ mA}; -V_{GSM} = 12\text{ V}$	$t_{off}$	<	40		ns	
<b>2N4091</b>						
$I_D = 4,0\text{ mA}; -V_{GSM} = 8\text{ V}$	$t_{off}$	<	60		ns	
<b>2N4092</b>						
$I_D = 2,5\text{ mA}; -V_{GSM} = 6\text{ V}$	$t_{off}$	<	80		ns	
<b>2N4093</b>						

### MECHANICAL DATA




Dimensions in mm

Fig. 1 TO-18.

Gate connected to case

#### Pinning

- 1 = source
- 2 = drain
- 3 = gate



Note: Drain and source are interchangeable.

Accessories: 56246 (distance disc).

**RATINGS** Limiting values in accordance with the Absolute Maximum System (IEC 134)

## Voltages

Drain-source voltage	$\pm V_{DS}$	max.	40	V
Drain-gate voltage (open source)	$V_{DGO}$	max.	40	V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	40	V

## Current

Forward gate current (DC)	$I_G$	max.	10	mA
---------------------------	-------	------	----	----

Total power dissipation up to $T_{case} = 25\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	1.5	W
---	-----------	------	-----	---

Storage temperature range	$T_{stg}$	-55 to +175	$^{\circ}\text{C}$
Junction temperature	$T_j$	max.	175 $^{\circ}\text{C}$

**THERMAL RESISTANCE**

From junction to case in free air	$R_{th\ j-c}$	=	100	K/W
-----------------------------------	---------------	---	-----	-----



## CHARACTERISTICS

$T_{amb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

## Drain currents

$V_{DG} = 20\text{ V}; I_S = 0$	$I_{DGO} <$	0.2	nA
$V_{DG} = 20\text{ V}; I_S = 0; T_{amb} = 150\text{ }^{\circ}\text{C}$	$I_{DGO} <$	0.4	$\mu\text{A}$

## Source current

$V_{SG} = 20\text{ V}; I_D = 0$	$I_{SGO} <$	0.2	nA
---------------------------------	-------------	-----	----

## Drain cut-off current

		2N4091	2N4092	2N4093	
$V_{DS} = 20\text{ V}; -V_{GS} = 12\text{ V}$	$I_{DSX} <$	0.2	-	-	nA
$V_{DS} = 20\text{ V}; -V_{GS} = 8\text{ V}$	$I_{DSX} <$	-	0.2	-	nA
$V_{DS} = 20\text{ V}; -V_{GS} = 6\text{ V}$	$I_{DSX} <$	-	-	0.2	nA
$V_{DS} = 20\text{ V}; -V_{GS} = 12\text{ V}; T_{amb} = 150\text{ }^{\circ}\text{C}$	$I_{DSX} <$	0.4	-	-	$\mu\text{A}$
$V_{DS} = 20\text{ V}; -V_{GS} = 8\text{ V}; T_{amb} = 150\text{ }^{\circ}\text{C}$	$I_{DSX} <$	-	0.4	-	$\mu\text{A}$
$V_{DS} = 20\text{ V}; -V_{GS} = 6\text{ V}; T_{amb} = 150\text{ }^{\circ}\text{C}$	$I_{DSX} <$	-	-	0.4	$\mu\text{A}$

## Gate-source breakdown voltage

$-I_G = 1.0\text{ }\mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS} >$	40	40	40	V
---	------------------	----	----	----	---

Drain current <sup>1)</sup>

$V_{DS} = 20\text{ V}; V_{GS} = 0$	$I_{DSS} >$	30	15	8	mA
------------------------------------	-------------	----	----	---	----

## Gate-source cut-off voltage

$I_D = 1\text{ nA}; V_{DS} = 20\text{ V}$	$-V_{(P)GS} >$	5.0	2.0	1.0	V
	$<$	10	7.0	5.0	V

## Drain-source voltages (on)

$I_D = 6.6\text{ mA}; V_{GS} = 0$	$V_{DSon} <$	0.2	-	-	V
$I_D = 4.0\text{ mA}; V_{GS} = 0$	$V_{DSon} <$	-	0.2	-	V
$I_D = 2.5\text{ mA}; V_{GS} = 0$	$V_{DSon} <$	-	-	0.2	V

## Drain-source resistance (on)

$I_D = 1.0\text{ mA}; V_{GS} = 0$	$R_{DSon} <$	30	50	80	$\Omega$
-----------------------------------	--------------	----	----	----	----------

Drain-source resistance (on) at  $f = 1\text{ kHz}$ 

$I_D = 0; V_{GS} = 0$	$R_{DSon} <$	30	50	80	$\Omega$
-----------------------	--------------	----	----	----	----------

<sup>1)</sup> Measured under pulsed conditions:  $t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.03$

**CHARACTERISTICS** (continued)

$T_{amb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

y-parameters at  $f = 1\text{ MHz}$  (common source)

Input capacitance

$V_{DS} = 20\text{ V}$  ;  $V_{GS} = 0$

$C_{is} < 16\text{ pF}$

Feedback capacitance

$V_{DS} = 0$  ;  $-V_{GS} = 20\text{ V}$


$C_{rs} < 5\text{ pF}$

Switching times


$V_{DD} = 3,0\text{ V}$  ;  $V_{GS} = 0$

	2N4091	2N4092	2N4093	
$I_D$	= 6,6	4,0	2,5	mA
$-V_{GSM}$	= 12	8	6	V
Delay time	$t_d < 15$	15	20	ns
Rise time	$t_r < 10$	20	40	ns
Turn-off time	$t_{off} < 40$	60	80	ns

Test circuit:



$$R = \frac{2,8}{I_D}$$



Pulse generator:

$t_r$	<	1	ns
$t_f$	<	1	ns
$t_p$	=	1,0	$\mu\text{s}$
$\delta$	=	0,1	
$R_S$	=	50	$\Omega$

Oscilloscope:

$t_r$	<	0,4	ns
$R_i$	>	9,8	$\text{M}\Omega$
$C_i$	<	1,7	pF

## Philips Components

Data sheet	
status	Preliminary specification
date of issue	October 1990

# 2N4220/4220A/4221/4221A/ 4222/4222A N-channel J-FETs

### FEATURES

- High gain in VHF range
- Low receiver noise figure.


### DESCRIPTION

Symmetrical n-channel silicon junction field-effect transistor in a TO-72 envelope. It is intended for use as a VHF amplifier and in oscillators and mixers.

### PINNING - TO-72

PIN	DESCRIPTION
1	drain
2	source
3	gate
4	substrate

### PIN CONFIGURATION



**N-channel J-FETs****2N4220/4220A/4221/4221A/4222/4222A****LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{DS}$	drain-source voltage		-	30	V
$-V_{GS}$	gate-source voltage		-	30	V
$V_{DG}$	drain-gate voltage		-	30	V
$I_D$	drain current		-	15	mA
$P_{tot}$	total power dissipation	$T_{amb} \leq 25\text{ }^\circ\text{C}$	-	300	mW
$T_{stg}$	storage temperature range		-65	175	$^\circ\text{C}$
$T_j$	junction temperature		-	175	$^\circ\text{C}$

**THERMAL RESISTANCE**

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient	500	K/W




Fig.2 Total power dissipation as a function of ambient temperature.

**N-channel J-FETs****2N4220/4220A/4221/4221A/4222/4222A****CHARACTERISTICS**

$T_{amb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified.



SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
$-V_{(BR)GSS}$	gate-source breakdown voltage	$-I_G = 10\text{ }\mu\text{A}$ $V_{DS} = 0$	30	-	-	V	
$-I_{GSS}$	gate-source leakage current	$-V_{GS} = 15\text{ V}$ $V_{DS} = 0$	-	-	0.1	nA	
		$-V_{GS} = 15\text{ V}$ $V_{DS} = 0$ $T_{amb} = 150\text{ }^{\circ}\text{C}$	-	-	100	nA	
$I_{DSS}$	drain-source current	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$	2N4220/A 2N4221/A 2N4222/A	0.5 2 5	- - -	3 6 15	mA mA mA
		$V_{DS} = 15\text{ V}$ $I_D = 50\text{ }\mu\text{A}$	2N4220/A	0.5	-	2.5	V
		$V_{DS} = 15\text{ V}$ $I_D = 200\text{ }\mu\text{A}$	2N4221/A	1	-	5	V
$-V_{GS}$	gate-source voltage	$V_{DS} = 15\text{ V}$ $I_D = 500\text{ }\mu\text{A}$	2N4222/A	2	-	6	V
		$V_{DS} = 15\text{ V}$ $I_D = 0.1\text{ nA}$	2N4220/A 2N4221/A 2N4222/A	- - -	- - -	4 6 8	V V V
		$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ kHz}$	2N4220/A 2N4221/A 2N4222/A	1 2 2.5	- - -	4 5 6	mS mS mS
$ g_{fs} $	transfer conductance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 100\text{ MHz}$	750	-	-	$\mu\text{S}$	
$ y_{os} $	output admittance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ kHz}$	2N4220/A 2N4221/A 2N4222/A	- - -	- - -	10 20 40	$\mu\text{S}$ $\mu\text{S}$ $\mu\text{S}$
		$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$		-	4.5	6	pF
		$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$		-	1.2	2	pF
$C_{iss}$	input capacitance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	4.5	6	pF	
$-C_{rss}$	feedback capacitance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	1.2	2	pF	
$C_{oss}$	output capacitance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 30\text{ MHz}$	-	1.5	-	pF	
$R_{DS(on)}$	drain-source on resistance	$V_{DS} = 0$ $V_{GS} = 0$	2N4220/A 2N4221/A 2N4222/A	- - -	500 400 300	- - -	$\Omega$ $\Omega$ $\Omega$
		$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $R_S = 1\text{ M}\Omega$ $f = 100\text{ Hz}$	2N4220/A 2N4221/A 2N4222/A	- - -	- - -	2.5	dB
		$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $R_S = 1\text{ M}\Omega$ $f = 100\text{ Hz}$		-	-	2.5	dB

**N-channel J-FETs**

**2N4220/4220A/4221/4221A/4222/4222A**

**PACKAGE OUTLINE**

Substrate connected to case.  
 Drain and source connections can be interchangeable.



Dimensions in mm

Fig.3 TO-72.

## Philips Components

Data sheet	
status	Preliminary specification
date of issue	October 1990

# 2N4340

## N-channel J-FET

### FEATURES

- Low noise, noise figure < 1 dB
- High off isolation.


### DESCRIPTION

Symmetrical n-channel silicon junction field-effect transistor in a TO-18 metal envelope. It is intended for use in small-signal audio amplifiers, as a switch in choppers, and as a voltage-controlled resistor.

### PINNING - TO-18

PIN	DESCRIPTION
1	source
2	drain
3	gate, substrate

### PIN CONFIGURATION



**N-channel J-FET****2N4340****LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$-V_{GD}$	gate-drain voltage		-	50	V
$-V_{GS}$	gate-source voltage		-	50	V
$I_G$	gate current		-	50	mA
$P_{tot}$	total power dissipation	$T_{amb} \leq 25\text{ }^\circ\text{C}$	-	300	mW
$T_{stg}$	storage temperature range		-65	200	$^\circ\text{C}$
$T_j$	junction temperature		-	175	$^\circ\text{C}$

**THERMAL RESISTANCE**

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient	500	K/W




Fig.2 Total power dissipation as a function of ambient temperature.




**N-channel J-FET****2N4340****CHARACTERISTICS** $T_{amb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{(BR)GSS}$	gate-source breakdown voltage	$V_{DS} = 0$ $-I_G = 1\text{ }\mu\text{A}$	50	-	-	V
$I_{DSS}$	drain-source current	$V_{GS} = 0$ $V_{DS} = 15\text{ V}$	1.2	-	3.6	mA
$I_{DSX}$	drain-source cut-off current	$-V_{GS} = 5\text{ V}$ $V_{DS} = 15\text{ V}$	-	-	0.05	nA
$-I_{GSS}$	gate-source leakage current	$V_{DS} = 0$ $-V_{GS} = 30\text{ V}$	-	-	0.1	nA
$-I_{GSS}$	gate-source leakage current	$V_{DS} = 0$ $-V_{GS} = 30\text{ V}$ $T_{amb} = 150\text{ }^{\circ}\text{C}$	-	-	0.1	$\mu\text{A}$
$-V_{P(GS)}$	gate-source cut-off voltage	$I_D = 0.1\text{ }\mu\text{A}$ $V_{DS} = 15\text{ V}$	1	-	3	V
$r_{ds(on)}$	drain-source on resistance	$V_{DS} = 0$ $V_{GS} = 0$ $f = 1\text{ kHz}$	-	-	1.5	$\text{k}\Omega$
$g_{fs}$	transfer conductance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ kHz}$	1.3	-	3	mS
$g_{os}$	output conductance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ kHz}$	-	-	30	$\mu\text{S}$
$C_{iss}$	input capacitance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	-	7	pF
$C_{rs}$	feedback capacitance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	-	3	pF
F	noise figure	$V_{GS} = 0$ $V_{DS} = 15\text{ V}$ $R_G = 1\text{ M}\Omega$ $f = 1\text{ kHz}$ $B = 200\text{ Hz}$	-	-	1	dB

**N-channel J-FET**

**2N4340**

**PACKAGE OUTLINE**



## N-CHANNEL FETS

Silicon symmetrical n-channel depletion type junction field-effect transistors in TO-18 metal envelopes with the gate connected to the case. The transistors are intended for low power, chopper or switching, application in industrial service.

## QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	40	V	
Total power dissipation up to $T_{case} = 25\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	1.5	W	
Drain current			<b>2N4391</b>	<b>2N4392</b>	<b>2N4393</b>
$V_{DS} = 20\text{ V}; V_{GS} = 0$	$I_{DSS}$	>	50	25	5 mA
Gate-source cut-off voltage					
$I_D = 1\text{ nA}; V_{DS} = 20\text{ V}$	$-V_{(P)GS}$	>	4,0	2,0	0,5 V
		<	10	5,0	3,0 V
Drain-source resistance (on) at $f = 1\text{ kHz}$					
$I_D = 1\text{ mA}; V_{GS} = 0$	$R_{DSon}$	<	30	60	100 $\Omega$
Feedback capacitance at $f = 1\text{ MHz}$					
$V_{DS} = 0; -V_{GS} = 12\text{ V}$	$C_{rs}$	<	3,5	3,5	3,5 pF
$V_{DS} = 0; -V_{GS} = 7\text{ V}$					
$V_{DS} = 0; -V_{GS} = 5\text{ V}$					
Turn-off time					
$V_{DD} = 10\text{ V}; V_{GS} = 0$					
$I_D = 12\text{ mA}; -V_{GSoff} = 12\text{ V}$	$t_{off}$	<	20	—	— ns
$I_D = 6,0\text{ mA}; -V_{GSoff} = 7\text{ V}$	$t_{off}$	<	—	35	— ns
$I_D = 3,0\text{ mA}; -V_{GSoff} = 5\text{ V}$	$t_{off}$	<	—	—	50 ns

## MECHANICAL DATA




Dimensions in mm

Fig. 1 TO-18.

Gate connected to case

## Pinning

- 1 = source  
2 = drain  
3 = gate



Note: Drain and source are interchangeable.

Accessories: 56246 (distance disc).

**RATINGS** Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	40	V
Drain-gate voltage (open source)	$V_{DGO}$	max.	40	V
Gate-source voltage	$-V_{GSO}$	max.	40	V
Gate current (DC)	$I_G$	max.	50	mA
Total power dissipation up to $T_{case} = 25^\circ C$	$P_{tot}$	max.	1.5	W
Storage temperature range	$T_{stg}$	-65 to +175		$^\circ C$
Junction temperature	$T_j$	max.	175	$^\circ C$
From junction to case in free air	$R_{th j-c}$	=	100	K/W

**CHARACTERISTICS** $T_{amb} = 25^\circ C$  unless otherwise specifiedGate cut-off current

$-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS} <$	0.1	nA
$-V_{GS} = 20\text{ V}; V_{DS} = 0; T_{amb} = 150^\circ C$	$-I_{GSS} <$	0.2	$\mu A$

Drain cut-off current

	2N4391	2N4392	2N4393	
$V_{DS} = 20\text{ V}; -V_{GS} = 12\text{ V}$	$I_{DSX} < 0.1$	-	-	nA
$V_{DS} = 20\text{ V}; -V_{GS} = 7\text{ V}$	$I_{DSX} < -$	0.1	-	nA
$V_{DS} = 20\text{ V}; -V_{GS} = 5\text{ V}$	$I_{DSX} < -$	-	0.1	nA
$V_{DS} = 20\text{ V}; -V_{GS} = 12\text{ V}; T_{amb} = 150^\circ C$	$I_{DSX} < 0.2$	-	-	$\mu A$
$V_{DS} = 20\text{ V}; -V_{GS} = 7\text{ V}; T_{amb} = 150^\circ C$	$I_{DSX} < -$	0.2	-	$\mu A$
$V_{DS} = 20\text{ V}; -V_{GS} = 5\text{ V}; T_{amb} = 150^\circ C$	$I_{DSX} < -$	-	0.2	$\mu A$

## CHARACTERISTICS (continued)

 $T_{amb} = 25^{\circ}\text{C}$  unless otherwise specified

		2N4391	2N4392	2N4393
Drain currents (note 1)				
$V_{DS} = 20\text{ V}; V_{GS} = 0$	$I_{DSS} >$	50	-	- mA
	$I_{DSS} <$	150	-	- mA
$V_{DS} = 20\text{ V}; V_{GS} = 0$	$I_{DSS} >$	-	25	- mA
	$I_{DSS} <$	-	75	- mA
$V_{DS} = 20\text{ V}; V_{GS} = 0$	$I_{DSS} >$	-	-	5 mA
	$I_{DSS} <$	-	-	30 mA
Gate-source breakdown voltage				
$-I_G = 1\ \mu\text{A}; V_{DS} = 0$	$-V_{(BR)GS}$	$> 40$	40	40 V
Gate-source voltage				
$I_G = 1\text{ mA}; V_{DS} = 0$	$V_{GSon}$	$< 1.0$	1.0	1.0 V
Gate-source cut-off voltage				
$I_D = 1\text{ nA}; V_{DS} = 20\text{ V}$	$-V_{(P)GS} >$	4.0	2.0	0.5 V
	$-V_{(P)GS} <$	10	5.0	3.0 V
Drain-source voltage (on)				
$I_D = 12\text{ mA}; V_{GS} = 0$	$V_{DSon}$	$< 0.4$	-	- V
$I_D = 6.0\text{ mA}; V_{GS} = 0$	$V_{DSon}$	$< -$	0.4	- V
$I_D = 3.0\text{ mA}; V_{GS} = 0$	$V_{DSon}$	$< -$	-	0.4 V
Drain-source resistance (on)				
$I_D = 1\text{ mA}; V_{GS} = 0$	$R_{DSon}$	$< 30$	60	100 $\Omega$
Drain-source resistance (on) at $f = 1\text{ kHz}$				
$I_D = 0; V_{GS} = 0$	$R_{DSon}$	$< 30$	60	100 $\Omega$
y parameters at $f = 1\text{ MHz}$ (common source)				
Input capacitance				
$V_{DS} = 20\text{ V}; V_{GS} = 0$	$C_{is}$	$< 14$	14	14 pF
Feedback capacitance				
$-V_{GS} = 12\text{ V}; V_{DS} = 0$	$C_{rs}$	$< 3.5$	-	- pF
$-V_{GS} = 7\text{ V}; V_{DS} = 0$	$C_{rs}$	$< -$	3.5	- pF
$-V_{GS} = 5\text{ V}; V_{DS} = 0$	$C_{rs}$	$< -$	-	3.5 pF

## Note

1. measured under pulsed conditions:  $t_p = 100\ \mu\text{s}; \delta = 0.01$

**CHARACTERISTICS** (continued)


$T_{amb} = 25^{\circ}C$  unless otherwise specified

Switching times

$V_{DD} = 10V$ ;  $V_{GS} = 0$

	2N4391	2N4392	2N4393	
$I_D$	= 12	6.0	3.0	mA
$-V_{GSoff}$	= 12	7	5	V
$R_L$	= 750	1550	3150	$\Omega$
Rise time	$t_r < 5$	5	5	ns
Turn on time	$t_{on} < 15$	15	15	ns
Fall time	$t_f < 15$	20	30	ns
Turn off time	$t_{off} < 20$	35	50	ns

Test circuit:




Pulse generator:

$t_r$	< 0.5 ns
$t_f$	< 0.5 ns
$t_p$	= 100 $\mu s$
$\delta$	= 0.01

Oscilloscope:

$R_i$	= 50 $\Omega$
-------	---------------



Data sheet	
status	Product specification
date of issue	October 1990

# 2N4416/2N4416A

## N-channel J-FETs

### PINNING - TO-72

PIN	DESCRIPTION
1	source
2	drain
3	gate
4	substrate

### PIN CONFIGURATION




Fig.1 Simplified outline and symbol.


### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{DS}$	drain-source voltage 2N4416 2N4416A		-	30	V
			-	35	V
$V_{DG}$	drain-gate voltage 2N4416 2N4416A		-	30	V
			-	35	V
$-V_{GS}$	gate-source voltage 2N4416 2N4416A		-	30	V
			-	35	V
$I_G$	gate current		-	10	mA
$P_{tot}$	total power dissipation	$T_{amb} \leq 25\text{ }^\circ\text{C}$	-	300	mW
		$T_{case} \leq 25\text{ }^\circ\text{C}$	-	450	mW
$T_{stg}$	storage temperature range		-65	200	$^\circ\text{C}$
$T_j$	junction temperature		-	200	$^\circ\text{C}$

**N-channel J-FETs****2N4416/2N4416A****THERMAL RESISTANCE**

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient	590	K/W
$R_{th\ j-c}$	from junction to case	390	K/W






## N-channel J-FETs

## 2N4416/2N4416A

## CHARACTERISTICS

$T_{amb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_{DSS}$	drain-source current	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$	5	15	mA
$-I_{GSS}$	gate-source leakage current	$-V_{GS} = 20\text{ V}$ $V_{DS} = 0$	–	0.1	nA
		$-V_{GS} = 20\text{ V}$ $V_{DS} = 0$ $T_{amb} = 150\text{ }^{\circ}\text{C}$	–	0.1	$\mu\text{A}$
$-V_{GS}$	gate-source voltage	$I_D = 0.5\text{ mA}$ $V_{DS} = 15\text{ V}$	1	5.5	V
$-V_{P(GS)}$	gate-source cut-off voltage	$I_D = 1\text{ nA}$ $V_{DS} = 15\text{ V}$	–	6	V
		2N4416 2N4416A	2.5	6	V
$ y_{fs} $	transfer admittance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ kHz}$	4.5	7.5	mS
$ y_{os} $	output admittance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ kHz}$	–	50	$\mu\text{S}$
$C_{iss}$	input capacitance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	4	pF
$C_{oss}$	output capacitance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	0.8	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	2	pF

**N-channel J-FETs****2N4416/2N4416A****PACKAGE OUTLINE**

Dimensions in mm

Substrate connected to case.

Fig.3 TO-72.

## N-CHANNEL FETS

Silicon symmetrical n-channel depletion type junction field-effect transistors in TO-18 metal envelopes with the gate connected to the case. The transistors are intended for low power, chopper or switching, applications in industrial service.

### QUICK REFERENCE DATA


Drain-source voltage	<b>2N4856 to 2N4858</b>	$\pm V_{DS}$	max.	40	V		
	<b>2N4859 to 2N4861</b>	$\pm V_{DS}$	max.	30	V		
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$		$P_{tot}$	max.	360	mW		
Drain current		$I_{DSS}$	>				
$V_{DS} = 15\text{ V}; V_{GS} = 0$				50	20	8	mA
Gate-source cut-off voltage		$-V_{(P)GS}$	>	4	2	0,8	V
$I_D = 0,5\text{ nA}; V_{DS} = 15\text{ V}$			<	10	6	4	V
Drain-source resistance (on) at $f = 1\text{ kHz}$		$R_{DS\text{ on}}$	<	25	40	60	$\Omega$
$I_D = 0; V_{GS} = 0$							
Feedback capacitance at $f = 1\text{ MHz}$		$C_{rs}$	<		8		pF
$V_{DS} = 0; -V_{GS} = 10\text{ V}$							
Turn-off time		$t_{off}$	<				
$V_{DD} = 10\text{ V}; V_{GS} = 0$							
$I_D = 20\text{ mA}; -V_{GSM} = 10\text{ V}$	<b>2N4856; 2N4859</b>			25			ns
$I_D = 10\text{ mA}; -V_{GSM} = 6\text{ V}$	<b>2N4857; 2N4860</b>			50			ns
$I_D = 5\text{ mA}; -V_{GSM} = 4\text{ V}$	<b>2N4858; 2N4861</b>			100			ns

### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-18

Gate connected to case



Accessories: 56246 (distance disc).

Note: Drain and source are interchangeable.

**RATINGS** Limiting values in accordance with the Absolute Maximum System (IEC 134)

		2N4856	2N4859	
		2N4857	2N4860	
		2N4858	2N4861	
Drain-source voltage	$\pm V_{DS}$ max.	40	30	V
Drain-gate voltage (open source)	$V_{DGO}$ max.	40	30	V
Gate-source voltage (open drain)	$-V_{GSO}$ max.	40	30	V
Gate current (d.c.)	$I_G$ max.		50	mA
Total power dissipation up to $T_{amb} = 25^\circ C$	$P_{tot}$ max.		300	mW
Storage temperature range	$T_{stg}$	-65 to +175		$^\circ C$
Junction temperature	$T_j$ max.	175		$^\circ C$
<b>THERMAL RESISTANCE</b>				
From junction to ambient in free air	$R_{th\ j-a}$ =		490	K/W

**CHARACTERISTICS**

$T_{amb} = 25^{\circ}\text{C}$  unless otherwise specified

		2N4856	2N4857	2N4859	
		2N4857	2N4860	2N4861	
		2N4858	2N4861	2N4861	
<b>Gate cut-off currents</b>					
$-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS} <$	0.25	-	-	nA
$-V_{GS} = 15\text{ V}; V_{DS} = 0$	$-I_{GSS} <$	-	0.25	-	nA
$-V_{GS} = 20\text{ V}; V_{DS} = 0; T_{amb} = 150^{\circ}\text{C}$	$-I_{GSS} <$	0.5	-	-	$\mu\text{A}$
$-V_{GS} = 15\text{ V}; V_{DS} = 0; T_{amb} = 150^{\circ}\text{C}$	$-I_{GSS} <$	-	0.5	-	$\mu\text{A}$
<b>Drain cut-off current</b>					
$V_{DS} = 15\text{ V}; -V_{GS} = 10\text{ V}$	$I_{DSX} <$	0.25	0.25	-	nA
$V_{DS} = 15\text{ V}; -V_{GS} = 10\text{ V}; T_{amb} = 150^{\circ}\text{C}$	$I_{DSX} <$	0.5	0.5	-	$\mu\text{A}$
<b>Drain current <sup>1)</sup></b>					
$V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS} >$	50	20	8	mA
	$I_{DSS} <$	-	100	80	mA
<b>Gate-source breakdown voltage</b>					
$-I_G = 1\ \mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS}$	40	30	-	V
<b>Gate-source cut-off voltage</b>					
$I_D = 0.5\ \text{nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS} >$	4	2	0.8	V
	$-V_{(P)GS} <$	10	6	4	V
<b>Drain-source voltage (on)</b>					
$I_D = 20\ \text{mA}; V_{GS} = 0$	$V_{DSon} <$	0.75	-	-	V
$I_D = 10\ \text{mA}; V_{GS} = 0$	$V_{DSon} <$	-	0.50	-	V
$I_D = 5\ \text{mA}; V_{GS} = 0$	$V_{DSon} <$	-	-	0.50	V
<b>Drain-source resistance (on) at <math>f = 1\ \text{kHz}</math></b>					
$I_D = 0; V_{GS} = 0$	$R_{DS\ on} <$	25	40	60	$\Omega$

<sup>1)</sup> measured under pulsed conditions:  $t_p = 100\ \text{ms}; \delta \leq 0.1$

**y-parameters (common source)**

$V_{DS} = 0; -V_{GS} = 10 \text{ V}; f = 1 \text{ MHz}$

Input capacitance

Feedback capacitance

$C_{is}$	<	18	pF
$C_{rs}$	<	8	pF

**Switching times (see Figs 2 and 3)**

$V_{DD} = 10 \text{ V}; V_{GS} = 0$

Drain current

Gate-source voltage (peak value)

Delay time

Rise time

Turn-off time

	2N4856 2N4859	2N4857 2N4860	2N4858 2N4861	
$I_D$	= 20	10	5	mA
$-V_{GSM}$	= 10	6	4	V
$t_d$	< 6	6	10	ns
$t_r$	< 3	4	10	ns
$t_{off}$	< 25	50	100	ns




Fig. 2 Switching times test circuit.

	2N4856 2N4859	2N4857 2N4860	2N4858 2N4861
$R =$	464	953	1910 $\Omega$

Pulse generator:

$t_r \leq 1 \text{ ns}$

$t_f \leq 1 \text{ ns}$

$\delta = 0,02$

$Z_o = 50 \Omega$




Fig. 3 Input and output waveforms.

Oscilloscope:

$t_r \leq 0,75 \text{ ns}$

$R_i \geq 1 \text{ M}\Omega$

$C_i \leq 2,5 \text{ pF}$

## Philips Components

Data sheet	
status	Preliminary specification
date of issue	October 1990

# 2N5116

## P-channel J-FET

### FEATURES

- P-channel complement of 2N4393
- Short sample and hold aperture time.


### DESCRIPTION

P-channel silicon junction field-effect transistor in a TO-18 metal envelope. It is intended for applications as an analog switch, on commutators and choppers, and as an integrator reset switch.

### PINNING - TO-18

PIN	DESCRIPTION
1	source
2	gate
3	drain

### PIN CONFIGURATION



**P-channel J-FET****2N5116****LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{GD}$	gate-drain voltage		-	30	V
$V_{GS}$	gate-source voltage		-	30	V
$-I_G$	gate current		-	50	mA
$P_{tot}$	total power dissipation	$T_{amb} \leq 25\text{ }^{\circ}\text{C}$	-	500	mW
$T_{stg}$	storage temperature range		-65	200	$^{\circ}\text{C}$
$T_j$	junction temperature		-	200	$^{\circ}\text{C}$

**THERMAL RESISTANCE**

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient	350	K/W




Fig.2 Total power dissipation as a function of ambient temperature.




**P-channel J-FET****2N5116****CHARACTERISTICS** $T_{amb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{(BR)GSS}$	gate-source breakdown voltage	$V_{DS} = 0$ $I_G = 1\text{ }\mu\text{A}$	30	-	V
$I_{GSS}$	gate-source leakage current	$V_{GS} = 20\text{ V}$ $V_{DS} = 0$	-	0.5	nA
$I_{GSS}$	gate-source leakage current	$V_{GS} = 20\text{ V}$ $V_{DS} = 0$ $T_{amb} = 150\text{ }^{\circ}\text{C}$	-	1	$\mu\text{A}$
$-I_{DSX}$	drain cut-off current	$V_{GS} = 5\text{ V}$ $-V_{DS} = 15\text{ V}$	-	0.5	nA
$-I_{DSX}$	drain cut-off current	$V_{GS} = 5\text{ V}$ $-V_{DS} = 15\text{ V}$ $T_{amb} = 150\text{ }^{\circ}\text{C}$	-	1	$\mu\text{A}$
$-I_{DSS}$	drain current	$V_{GS} = 0$ $-V_{DS} = 15\text{ V}$	5	25	mA
$-V_{GS}$	gate-source voltage	$-I_G = 1\text{ mA}$ $V_{DS} = 0$	-	1	V
$V_{P(GS)}$	gate-source cut-off voltage	$-V_{DS} = 15\text{ V}$ $-I_D = 1\text{ nA}$	1	4	V
$-V_{(DS)on}$	drain-source on voltage	$V_{GS} = 0$ $-I_D = 3\text{ mA}$	-	0.6	V
$R_{DS(on)}$	drain-source on resistance	$V_{GS} = 0$ $-I_D = 1\text{ mA}$	-	150	$\Omega$
$r_{ds(on)}$	drain-source on resistance	$V_{GS} = 0$ $I_D = 0$ $f = 1\text{ kHz}$	-	150	$\Omega$
$C_{iss}$	input capacitance	$-V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	27	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 0$ $V_{GS} = 5\text{ V}$ $f = 1\text{ MHz}$	-	7	pF
<b>Switching times</b>					
$t_d$	delay time	$-V_{batD} = 6\text{ V}$ $V_{batG} = 8\text{ V}$ $R_L = 2\text{ k}\Omega$ $R_G = 390\text{ }\Omega$ $-I_D = 3\text{ mA}$	-	12	ns
$t_r$	rise time	$-V_{batD} = 6\text{ V}$ $V_{batG} = 8\text{ V}$ $R_L = 2\text{ k}\Omega$ $R_G = 390\text{ }\Omega$ $-I_D = 3\text{ mA}$	-	30	ns
$t_{off}$	turn-off time	$-V_{batD} = 6\text{ V}$ $V_{batG} = 8\text{ V}$ $R_L = 2\text{ k}\Omega$ $R_G = 390\text{ }\Omega$ $-I_D = 3\text{ mA}$	-	10	ns
$t_f$	fall time	$-V_{batD} = 6\text{ V}$ $V_{batG} = 8\text{ V}$ $R_L = 2\text{ k}\Omega$ $R_G = 390\text{ }\Omega$ $-I_D = 3\text{ mA}$	-	50	ns

# P-channel J-FET

# 2N5116

## PACKAGE OUTLINE



## Philips Components

Data sheet	
status	Preliminary specification
date of issue	October 1990

# 2N5460/5461/5462

## P-channel J-FETs


### DESCRIPTION

P-channel silicon junction field-effect transistor in a TO-92 plastic envelope. It is intended for use as an analog switch and an amplifier.

### PINNING - TO-92

PIN	DESCRIPTION
1	gate
2	drain
3	source

### PIN CONFIGURATION



**P-channel J-FETs****2N5460/5461/5462****LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{DS}$	drain-source voltage		-	40	V
$V_{GS}$	gate-source voltage		-	40	V
$-I_G$	gate current		-	10	mA
$P_{tot}$	total power dissipation	$T_{amb} \leq 40\text{ }^\circ\text{C}$	-	310	mW
$T_{stg}$	storage temperature range		-65	150	$^\circ\text{C}$
$T_j$	junction temperature		-	150	$^\circ\text{C}$

**THERMAL RESISTANCE**

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient	355	K/W




Fig.2 Total power dissipation as a function of ambient temperature.

**P-channel J-FETs****2N5460/5461/5462****CHARACTERISTICS**


$T_{amb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT	
$I_{GSS}$	gate-source leakage current	$V_{GS} = 20\text{ V}$ $V_{DS} = 0$	-	5	nA	
		$V_{GS} = 20\text{ V}$ $V_{DS} = 0$ $T_{amb} = 100\text{ }^{\circ}\text{C}$	-	1	$\mu\text{A}$	
$-I_{DSS}$	drain-source leakage current	$-V_{DS} = 15\text{ V}$ $V_{GS} = 0$	2N5460 2N5461 2N5462	1 2 4	5 9 16	mA mA mA
		$-I_D = 0.1\text{ mA}$ $-V_{DS} = 15\text{ V}$	2N5460	0.5	4	V
		$-I_D = 0.2\text{ mA}$ $-V_{DS} = 15\text{ V}$	2N5461	0.8	4.5	V
$V_{GS}$	gate-source voltage	$-I_D = 0.4\text{ mA}$ $-V_{DS} = 15\text{ V}$	2N5462	1.5	6	V
$V_{P(GS)}$	gate-source cut-off voltage	$-I_D = 1\text{ }\mu\text{A}$ $-V_{DS} = 15\text{ V}$	2N5460 2N5461 2N5462	0.75 1 1.8	6 7.5 9	V V V
		$-V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ kHz}$	2N5460 2N5461 2N5462	1 1.5 2	4 5 6	mS mS mS
		$-V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ kHz}$		-	75	$\mu\text{S}$
$C_{iss}$	input capacitance	$-V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	7	pF	
$C_{rss}$	feedback capacitance	$-V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	2	pF	
NF	noise figure	$-V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 100\text{ Hz}$ $B = 1\text{ Hz}$	-	2.5	dB	

# P-channel J-FETs

# 2N5460/5461/5462

## PACKAGE OUTLINE



## Philips Components

Data sheet	
status	Preliminary specification
date of issue	October 1990

# 2N5484/5485/5486

## N-channel J-FETs

### FEATURES

- No gate-drive current required
- Very low parasitic capacitances
- High gain
- Specified for 100/400 MHz operation


### DESCRIPTION

N-channel silicon junction field-effect transistor in a plastic TO-92 envelope. It is intended for use as a VHF/UHF amplifier equipment such as mixers and oscillators.

### PINNING - TO-92

PIN	DESCRIPTION
1	gate
2	source
3	drain

### PIN CONFIGURATION



### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DG}$	drain-gate voltage		-	25	V
$-V_{GS}$	gate-source voltage		-	25	V
$I_{G(F)}$	forward gate current		-	10	mA
$P_{tot}$	total power dissipation	$T_{case} = 25\text{ }^{\circ}\text{C}$	-	310	mW
$T_{stg}$	storage temperature range		-65	150	$^{\circ}\text{C}$
$T_j$	junction temperature		-	150	$^{\circ}\text{C}$

**N-channel J-FETs****2N5484/5485/5486****CHARACTERISTICS**

$T_{amb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT	
$-V_{(BR)GSS}$	gate-source breakdown voltage	$-I_G = 1\text{ }\mu\text{A}$ $V_{DS} = 0$	25	-	V	
$-I_{GSS}$	gate-source leakage current	$-V_{GS} = 20\text{ V}$ $V_{DS} = 0$ $-V_{GS} = 20\text{ V}$ $V_{DS} = 0$ $T_{amb} = 100\text{ }^{\circ}\text{C}$	-	1	nA	
$-V_{GS(off)}$	gate-source cut-off voltage	$I_D = 10\text{ nA}$ $V_{DS} = 15\text{ V}$	2N5484 0.3 2N5485 0.5 2N5486 2	3 4 6	V V V	
$I_{DSS}$	drain-source current	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$	2N5484 1 2N5485 4 2N5486 8	5 10 20	mA mA mA	
$g_{fs}$	transfer conductance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ kHz}$	2N5484 3 2N5485 3.5 2N5486 4	6 7 8	mS mS mS	
$Re(y_{is})$	common source input admittance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 100\text{ MHz}$	2N5484	-	0.1	mS
$ y_{is} $	input admittance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 400\text{ MHz}$	2N5485 - 2N5486	1 1	mS mS	
$g_{os}$	output conductance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ kHz}$	2N5484 - 2N5485 - 2N5486	50 60 75	$\mu\text{S}$ $\mu\text{S}$ $\mu\text{S}$	
$Re(g_{os})$	common source output conductance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 100\text{ MHz}$	2N5484	-	0.075	mS
$Re(y_{os})$	common source output admittance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 400\text{ MHz}$	2N5485 - 2N5486	0.1 0.1	mS mS	
$Re(y_{fs})$	common source transfer admittance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 100\text{ MHz}$	2N5484	2.5	-	mS
$Re(y_{rs})$	common source transfer admittance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 400\text{ MHz}$	2N5485 3 2N5486 3.5	- -	mS mS	
$C_{iss}$	input capacitance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	5	pF	
$C_{rss}$	feedback capacitance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	1	pF	
$C_{oss}$	output capacitance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	2	pF	
NF	noise figure	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $R_G = 1\text{ M}\Omega$ $f = 1\text{ kHz}$	-	2.5	dB	



**N-channel J-FETs****2N5484/5485/5486****CHARACTERISTICS** (continued)


$T_{amb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
NF	noise figure	$V_{DS} = 15\text{ V}$ $I_D = 1\text{ mA}$ $R_G = 1\text{ k}\Omega$ $f = 100\text{ MHz}$ 2N5484	-	3	dB
NF	noise figure	$V_{DS} = 15\text{ V}$ $I_D = 4\text{ mA}$ $R_G = 1\text{ k}\Omega$ $f = 100\text{ MHz}$ 2N5485 2N5486	- -	2 2	dB dB
F	noise figure	$V_{DS} = 15\text{ V}$ $I_D = 4\text{ mA}$ $R_G = 1\text{ k}\Omega$ $f = 400\text{ MHz}$ 2N5485 2N5486	- -	4 4	dB dB
$G_{ps}$	common source power gain	$V_{DS} = 15\text{ V}$ $I_D = 1\text{ mA}$ $f = 100\text{ MHz}$ 2N5484	16	25	dB
$G_{ps}$	common source power gain	$V_{DS} = 15\text{ V}$ $I_D = 4\text{ mA}$ $f = 100\text{ MHz}$ 2N5485 2N5486	18 18	30 30	dB dB
$G_{ps}$	common source power gain	$V_{DS} = 15\text{ V}$ $I_D = 4\text{ mA}$ $f = 400\text{ MHz}$ 2N5485 2N5486	10 10	20 20	dB dB

# N-channel J-FETs

## 2N5484/5485/5486

### PACKAGE OUTLINE



DEVICE DATA  
MOS-FETs  
single gate



## N-CHANNEL INSULATED GATE MOS-FET

Depletion type field-effect transistor in a TO-72 metal envelope with the substrate connected to the case. It is intended for linear applications in the audio as well as the i.f. and v.h.f. frequency region, and in cases where high input impedance, low gate leakage currents and low noise figures are of importance.

### QUICK REFERENCE DATA

Drain-substrate voltage	$V_{DB}$	max.	30 V
Gate-substrate voltage (continuous)	$\pm V_{GB}$	max.	10 V
Drain current $V_{DS} = 15 \text{ V}; V_{GS} = 0$	$I_{DSS}$		10 to 40 mA
Transfer admittance $I_D = 5 \text{ mA}; V_{DS} = 15 \text{ V}; f = 1 \text{ kHz}$	$ Y_{fs} $	>	6 mS
Feedback capacitance $I_D = 5 \text{ mA}; V_{DS} = 15 \text{ V}; f = 1 \text{ MHz}$	$C_{rs}$	<	0,7 pF
Noise figure at $f = 200 \text{ MHz}$ $I_D = 5 \text{ mA}; V_{DS} = 15 \text{ V}; T_{amb} = 25 \text{ }^\circ\text{C}$ $G_S = 1 \text{ mS}; B_S = B_{Sopt}$	F	<	5 dB
Equivalent noise voltage at $f = 1 \text{ kHz}$ $I_D = 5 \text{ mA}; V_{DS} = 15 \text{ V}; T_{amb} = 25 \text{ }^\circ\text{C}$	$V_n/\sqrt{B}$	typ.	100 nV/ $\sqrt{\text{Hz}}$




### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.

#### Pinning

- 1 = drain
- 2 = source
- 3 = gate
- 4 = substrate (b)  
connected  
to case



Accessories: 56246 (distance disc).

#### Note

To safeguard the gates against damage due to accumulation of static charge during transport or handling, the leads are encircled by a ring of conductive rubber which should be removed just after the transistor is soldered into the circuit.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-substrate voltage	$V_{DB}$	max.	30 V
Source-substrate voltage	$V_{SB}$	max.	30 V
Gate-substrate voltage (continuous)	$\pm V_{GB}$	max.	10 V
Repetitive peak gate to all other terminals voltage $V_{SB} = V_{DB} = 0; f > 100 \text{ Hz}$	$V_{G-N}$	max.	15 V
		min.	-15 V
Drain current (d.c.)	$I_D$	max.	20 mA
Drain current (peak value) $t_p = 20 \text{ ms}; \delta = 0,1$	$I_{DM}$	max.	50 mA
Total power dissipation up to $T_{amb} = 25 \text{ }^\circ\text{C}$	$P_{tot}$	max.	200 mW
Storage temperature	$T_{stg}$		-65 to + 125 $^\circ\text{C}$
Junction temperature	$T_j$	max.	125 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air	$R_{th\ j-a}$	=	500 K/W
--------------------------------------	---------------	---	---------

## CHARACTERISTICS

 $T_j = 25^\circ\text{C}$  unless otherwise specifiedGate currents;  $V_{BS} = 0$ 

$-V_{GS} = 10\text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	10	pA
$V_{GS} = 10\text{ V}; V_{DS} = 0$	$I_{GSS}$	<	10	pA
$-V_{GS} = 10\text{ V}; V_{DS} = 0; T_j = 125^\circ\text{C}$	$-I_{GSS}$	<	200	pA
$V_{GS} = 10\text{ V}; V_{DS} = 0; T_j = 125^\circ\text{C}$	$I_{GSS}$	<	200	pA

Bulk currents;  $V_{GB} = 0$ 

$-V_{BD} = 30\text{ V}; I_S = 0$	$-I_{BDO}$	<	10	$\mu\text{A}$
$-V_{BS} = 30\text{ V}; I_D = 0$	$-I_{BSO}$	<	10	$\mu\text{A}$

Drain current

$V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$	10 to 40	mA
------------------------------------	-----------	----------	----

Gate-source voltage

$I_D = 100\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{GS}$	0.5 to 3.5	V
---	-----------	------------	---

Gate-source cut-off voltage

$I_D = 100\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$	<	4	V
---	--------------	---	---	---

y parameters

 $I_D = 5\text{ mA}; V_{DS} = 15\text{ V}; T_{amb} = 25^\circ\text{C}$ 



Transfer admittance at $f = 1\text{ kHz}$	$ y_{fs} $	>	6	mS
Output admittance at $f = 1\text{ kHz}$	$ y_{os} $	<	0.4	mS
Input capacitance at $f = 1\text{ MHz}$	$C_{is}$	<	5	pF
Feedback capacitance at $f = 1\text{ MHz}$	$C_{rs}$	<	0.7	pF
Output capacitance at $f = 1\text{ MHz}$	$C_{os}$	<	3	pF

Noise figure at  $f = 200\text{ MHz}$  $I_D = 5\text{ mA}; V_{DS} = 15\text{ V}; T_{amb} = 25^\circ\text{C}$ 




$G_S = 1\text{ mS}; B_S = B_{Sopt}$	F	<	5	dB
-------------------------------------	---	---	---	----





Equivalent noise voltage  $T_{amb} = 25^\circ\text{C}$ 



$I_D = 5\text{ mA}; V_{DS} = 15\text{ V}; f = 120\text{ Hz}$	$V_n/\sqrt{B}$	typ.	300	$\text{nV}/\sqrt{\text{Hz}}$
$T_{amb} = 25^\circ\text{C}$ $f = 1\text{ kHz}$	$V_n/\sqrt{B}$	typ.	100	$\text{nV}/\sqrt{\text{Hz}}$
$f = 10\text{ kHz}$	$V_n/\sqrt{B}$	typ.	35	$\text{nV}/\sqrt{\text{Hz}}$













## MOSFET N-CHANNEL DEPLETION SWITCHING TRANSISTOR

Symmetrical insulated-gate silicon MOS field-effect transistor of the n-channel depletion mode type. The transistor is sealed in a TO-72 envelope and features a low ON-resistance and low capacitances. The transistor is protected against excessive input voltages by integrated back-to-back diodes between gate and substrate.

**Applications:**

- analog and/or digital switch
- switch driver
- convertor
- chopper

**QUICK REFERENCE DATA**

Drain-source voltage	$V_{DS}$	max.	20	V
Gate-source voltage	$V_{GS}$	max.	+15 -40	V
Drain current (DC)	$I_D$	max.	50	mA
Total power dissipation up to $T_{amb} = 25\text{ °C}$ (free air)	$P_{tot}$	max.	275	mW
Junction temperature	$T_j$	max.	125	°C
Drain-source ON-resistance $V_{GS} = 10\text{ V}; V_{SB} = 0; I_D = 1\text{ mA}$	$R_{DSon}$	max.	30	$\Omega$
Feedback capacitance $V_{GS} = V_{BS} = -5\text{ V};$ $V_{DS} = 10\text{ V}; f = 1\text{ MHz}$	$C_{rss}$	typ.	0.6	pF




**MECHANICAL DATA**

Dimensions in mm

Fig. 1 TO-72.

**Pinning**

- 1 = source
- 2 = drain
- 3 = gate
- 4 = substrate (b)  
connected to case



Note: Drain and source are interchangeable.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20	V
Source-drain voltage	$V_{SD}$	max.	20	V
Drain-substrate voltage	$V_{DB}$	max.	25	V
Source-substrate voltage	$V_{SB}$	max.	25	V
Gate-substrate voltage	$V_{GB}$	max.	+ 15	V
			- 15	V
Gate-source voltage	$V_{GS}$	max.	+ 15	V
			- 40	V
Drain current (DC)	$I_D$	max.	50	mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ in free air	$P_{tot}$	max.	275	mW
			-65 to + 150	$^\circ\text{C}$
Storage temperature range	$T_{stg}$			$^\circ\text{C}$
Junction temperature	$T_j$	max.	125	$^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient	$R_{th\ j-a}$	=	360	K/W
--------------------------	---------------	---	-----	-----

**CHARACTERISTICS**

$T_{amb} = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $V_{GS} = V_{BS} = -5\text{ V}; I_S = 10\text{ nA}$	$V_{(BR)DSX}$	min.	20	V
Source-drain breakdown voltage $V_{GD} = V_{BD} = -5\text{ V}; I_D = 10\text{ nA}$	$V_{(BR)SDX}$	min.	20	V
Drain-substrate breakdown voltage $V_{GB} = 0; I_D = 10\text{ nA};$ open source	$V_{(BR)DBO}$	min.	25	V
Source-substrate breakdown voltage $V_{GB} = 0; I_S = 10\text{ nA};$ open drain	$V_{(BR)SBO}$	min.	25	V
Drain-source leakage current $V_{GS} = V_{BS} = -5\text{ V}; V_{DS} = 10\text{ V}$	$I_{DSoff}$	typ.	1.0	nA
Source-drain leakage current $V_{GD} = V_{BD} = -5\text{ V}; V_{SD} = 10\text{ V}$	$I_{SDoff}$	typ.	1.0	nA
Gate-substrate leakage current $V_{DB} = V_{SB} = 0; V_{GB} = \pm 15\text{ V}$	$I_{GBS}$	max.	10	nA
Forward transconductance at $f = 1\text{ kHz}$ $V_{DS} = 10\text{ V}; V_{SB} = 0; I_S = 20\text{ mA}$	$g_{fs}$	min.	10	$\text{mS}^2$
		typ.	15	$\text{mS}$

Gate-source cut-off voltage

$$V_{DS} = 10 \text{ V}; V_{SB} = 0;$$

$$I_D = 10 \mu\text{A}$$

Drain-source ON-resistance

$$I_D = 1 \text{ mA}; V_{SB} = 0$$

$$V_{GS} = 5 \text{ V}$$

$$V_{GS} = 10 \text{ V}$$

Capacitances at  $f = 1 \text{ MHz}$  (see Fig. 2)

$$V_{GS} = V_{BS} = -5 \text{ V}; V_{DS} = 10 \text{ V}$$

Feed-back capacitance

Input capacitance

Output capacitance

Switching times (see Fig. 3)

$$V_{DD} = 10 \text{ V}; V_i = -5 \text{ to } +5 \text{ V}$$

$$-V_{(P)GS} \text{ max. } 2.0 \text{ V}$$

$$r_{DSon} \text{ typ. } 25 \Omega$$

$$\text{max. } 50 \Omega$$

$$r_{DSon} \text{ typ. } 15 \Omega$$

$$\text{max. } 30 \Omega$$

$$C_{rss} \text{ typ. } 0.6 \text{ pF}$$

$$C_{iss} \text{ typ. } 2.3 \text{ pF}$$

$$C_{oss} \text{ typ. } 1.9 \text{ pF}$$

$$t_{on} \text{ typ. } 1.0 \text{ ns}$$

$$t_{off} \text{ typ. } 5.0 \text{ ns}$$




Fig. 2 Capacitances model.

$$C_{iss} = C_{gs} + C_{gd} + C_{gb}$$

$$C_{oss} = C_{gd} + C_{bd}$$

$$C_{rss} = C_{gd}$$





Fig. 3 Switching times and input and output waveforms;

$$R_i = 50 \Omega; t_r < 0.5 \text{ ns}; t_f < 1.0 \text{ ns}; t_p = 20 \text{ ns}; \delta < 0.01.$$





## MOSFET N-CHANNEL DEPLETION SWITCHING TRANSISTOR

Symmetrical insulated-gate silicon MOS field-effect transistor of the n-channel depletion mode type. The transistor is sealed in a SOT-143 envelope and features a low ON-resistance and low capacitances. The transistor is protected against excessive input voltages by integrated back-to-back diodes between gate and substrate.

**Applications:**

- analog and/or digital switch
- switch driver
- convertor
- chopper

**QUICK REFERENCE DATA**

Drain-source voltage	$V_{DS}$	max.	20	V
Gate-source voltage	$V_{GS}$	max.	+ 15 - 40	V
Drain current (DC)	$I_D$	max.	50	mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	230	mW
Junction temperature	$T_j$	max.	125	$^\circ\text{C}$
Drain-source ON-resistance $V_{GS} = 10\text{ V}; V_{SB} = 0; I_D = 1\text{ mA}$	$R_{DSon}$	max.	30	$\Omega$
Feed-back capacitance $V_{GS} = V_{BS} = -5\text{ V}; V_{DS} = 10\text{ V}; f = 1\text{ MHz}$	$C_{rss}$	typ.	0.6	pF

**MECHANICAL DATA**


Dimensions in mm

Fig. 1 SOT-143.

Marking code: M32

Pinning;

- 1 = substrate (b)
- 2 = source
- 3 = drain
- 4 = gate



TOP VIEW

Note: Drain and source are interchangeable

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20	V
Source-drain voltage	$V_{SD}$	max.	20	V
Drain-substrate voltage	$V_{DB}$	max.	25	V
Source-substrate voltage	$V_{SB}$	max.	25	V
Gate-substrate voltage	$V_{GB}$	max.	$\pm 25$	V
Gate-source voltage	$V_{GS}$	max.	+ 15 - 40	V
Drain current (DC)	$I_D$	max.	50	mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}^*$	$P_{tot}$	max.	230	mW
Storage temperature range	$T_{stg}$		-65 to + 150	$^\circ\text{C}$
Junction temperature	$T_j$	max.	125	$^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air*	$R_{th\ j-a}$	=	430	K/W
---------------------------------------	---------------	---	-----	-----

**CHARACTERISTICS**

$T_{amb} = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $V_{GS} = V_{BS} = -5\text{ V}; I_S = 10\text{ nA}$	$V_{(BR)DSX}$	min.	20	V
Source-drain breakdown voltage $V_{GD} = V_{BD} = -5\text{ V}; I_D = 10\text{ nA}$	$V_{(BR)SDX}$	min.	20	V
Drain-substrate breakdown voltage $V_{GB} = 0; I_D = 10\text{ nA};$ open source	$V_{(BR)DBO}$	min.	25	V
Source-substrate breakdown voltage $V_{GB} = 0; I_S = 10\text{ nA};$ open drain	$V_{(BR)SBO}$	min.	25	V
Drain-source leakage current $V_{GS} = V_{BS} = -5\text{ V}; V_{DS} = 10\text{ V}$	$I_{DSoff}$	typ.	1.0	nA
Source-drain leakage current $V_{GD} = V_{BD} = 5\text{ V}; V_{SD} = 10\text{ V}$	$I_{SDoff}$	typ.	1.0	nA
Gate-substrate leakage current $V_{DB} = V_{SB} = 0; V_{GB} = \pm 15\text{ V}$	$I_{GBS}$	max.	10	nA

\* Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

Forward transconductance at  $f = 1 \text{ kHz}$   
 $V_{DS} = 10 \text{ V}; V_{SB} = 0; I_D = 20 \text{ mA}$

$g_{fs}$  min. 10 mS  
 typ. 15 mS

Gate-source cut-off voltage  
 $V_{DS} = 10 \text{ V}; V_{SB} = 0; I_D = 10 \mu\text{A}$

$-V_{(P)GS}$  max. 2.0 V

Drain-source ON-resistance  
 $I_D = 1 \text{ mA}; V_{SB} = 0; V_{GS} = 5 \text{ V}$

$R_{DSon}$  typ. 25  $\Omega$   
 max. 50  $\Omega$

$V_{GS} = 10 \text{ V}$

$R_{DSon}$  typ. 15  $\Omega$   
 max. 30  $\Omega$

Capacitances at  $f = 1 \text{ MHz}$

$V_{GS} = V_{BS} = -5 \text{ V}; V_{DS} = 10 \text{ V}$

Feed-back capacitance

$C_{rss}$  typ. 0.6 pF

Input capacitance

$C_{iss}$  typ. 1.5 pF

Output capacitance

$C_{oss}$  typ. 1.0 pF

Switching times (see Fig. 3)

$V_{DD} = 10 \text{ V}; V_i = -5 \text{ V to } +5 \text{ V}$

$t_{on}$  typ. 1.0 ns  
 $t_{off}$  typ. 5.0 ns




Fig. 2 Capacitances model.

$$C_{iss} = C_{gs} + C_{gd} + C_{gb}$$

$$C_{oss} = C_{gd} + C_{bd}$$

$$C_{rss} = C_{gd}$$





Fig. 3 Switching times and input and output waveforms;  
 $R_i = 50 \Omega; t_r < 0.5 \text{ ns}; t_f < 1.0 \text{ ns}; t_p = 20 \text{ ns}; \delta < 0.01$ .



## MOSFET N-CHANNEL ENHANCEMENT SWITCHING TRANSISTORS

Symmetrical insulated gate silicon MOS field-effect transistor of the N-channel enhancement mode type. These transistors are hermetically sealed in a TO-72 envelope and feature a low ON-resistance, high switching speed and low capacitances.

The types BSD213 and BSD215 are protected against excessive input voltages by integrated back-to-back diodes between gate and substrate.

### Applications:

- analogue and/or digital switch
- switch driver
- converters
- choppers

### QUICK REFERENCE DATA

		BSD212	BSD213	BSD214	BSD215	
Drain-source voltage	$V_{DS}$ max.	10	10	20	20	V
Gate-source voltage	$V_{GS}$ max.	$\pm 40$	+ 15 - 30	$\pm 40$	+ 15 - 40	V
Drain current (DC)	$I_D$ max.	50				mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (free air)	$P_{tot}$ max.	275				mW
Drain-source resistance $I_D = 1\text{ mA}; V_{SB} = 0; V_{GS} = 15\text{ V}$	$R_{DS(on)}$ typ.	25				$\Omega$
Feedback capacitance $V_{GS} = V_{BS} = -15\text{ V};$ $V_{DS} = 10\text{ V}; f = 1\text{ MHz}$	$C_{rss}$ typ.	0,6				pF
Junction temperature	$T_j$ max.	125				$^\circ\text{C}$

### MECHANICAL DATA

See next page.




**MECHANICAL DATA**

Dimensions in mm

Fig. 1 TO-72.

**Pinning**

- 1 = drain
- 2 = source
- 3 = gate
- 4 = substrate (b)  
connected to case



- (1) Diode protection on types BSD213 and BSD215 only.  
BSD212 and BSD214 have no protection diode.

To safeguard the gates against damage due to accumulation of static charge during transport or handling, the leads are encircled by a ring of conductive rubber which should be removed just after the transistor is soldered into the circuit.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

			BSD212	BSD213	BSD214	BSD215	
Drain-source voltage	$V_{DS}$	max.	10	10	20	20	V
Source-drain voltage	$V_{SD}$	max.	10	10	20	20	V
Drain-substrate voltage	$V_{DB}$	max.	15	15	25	25	V
Source-substrate voltage	$V_{SB}$	max.	15	15	25	25	V
Gate-substrate voltage	$V_{GB}$	max.	$\pm 40$	$\pm 15$	$\pm 40$	$\pm 15$	V
Gate-source voltage	$V_{GS}$	max.	$\pm 40$	+ 15 - 30	$\pm 40$	+ 15 - 40	V
Gate-drain voltage	$V_{GD}$	max.	$\pm 40$	+ 15 - 30	$\pm 40$	+ 15 - 40	V
Drain current (DC)	$I_D$	max.	50				mA
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$ (free air)	$P_{tot}$	max.	275				mW
Storage temperature range	$T_{stg}$		-65 to + 175				$^\circ\text{C}$
Junction temperature	$T_j$	max.	125				$^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient	$R_{th\ j-a}$	=	360	K/W
--------------------------	---------------	---	-----	-----

## CHARACTERISTICS

$T_{amb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

		BSD212	BSD213	BSD214	BSD215	
Drain-source breakdown voltage						
$V_{GS} = V_{BS} = -5\text{ V}; I_S = 10\text{ nA}$	$V_{(BR)DSX} >$	10	10	20	20	V
Source-drain breakdown voltage						
$V_{GD} = V_{BD} = -5\text{ V}; I_D = 10\text{ nA}$	$V_{(BR)SDX} >$	10	10	20	20	V
Drain-substrate breakdown voltage						
$V_{GB} = 0; I_D = 10\text{ nA};$ open source	$V_{(BR)DBO} >$	15	15	25	25	V
Source-substrate breakdown voltage						
$V_{GB} = 0; I_S = 10\text{ nA};$ open drain	$V_{(BR)SBO} >$	15	15	25	25	V
Drain-source leakage current						
$V_{GS} = V_{BS} = -5\text{ V}; V_{DS} = 10\text{ V}$	$I_{DSoff}$ typ.	1,0	1,0	—	—	nA
$V_{GS} = V_{BS} = -5\text{ V}; V_{DS} = 20\text{ V}$	$I_{DSoff}$ typ.	—	—	1,0	1,0	nA
Source-drain leakage current						
$V_{GD} = V_{BD} = -5\text{ V}; V_{SD} = 10\text{ V}$	$I_{SDoff}$ typ.	1,0	1,0	—	—	nA
$V_{GD} = V_{BD} = -5\text{ V}; V_{SD} = 20\text{ V}$	$I_{SDoff}$ typ.	—	—	1,0	1,0	nA
Gate-substrate leakage current						
$V_{DB} = V_{SB} = 0; V_{GB} = \pm 40\text{ V}$	$I_{GBS} <$	0,1	—	0,1	—	nA
$V_{DB} = V_{SB} = 0; V_{GB} = \pm 15\text{ V}$	$I_{GBS} <$	—	10	—	10	nA
Threshold voltage						
$V_{DS} = V_{GS} = V_{GS(th)}$ $V_{SB} = 0; I_S = 1\text{ }\mu\text{A}$	$V_{GS(th)}$	0,1 to 2,0				V

		BSD212	BSD213	BSD214	BSD215	
Drain-source resistance						
$I_D = 1,0\text{ mA}; V_{SB} = 0;$ $V_{GS} = 5\text{ V}$	$R_{DS(on)} <$ typ.	30	30	30	30	$\Omega$
	$R_{DS(on)} <$	70	70	70	70	$\Omega$
$V_{GS} = 10\text{ V}$	$R_{DS(on)} <$ typ.	20	20	20	20	$\Omega$
	$R_{DS(on)} <$	45	45	45	45	$\Omega$
$V_{GS} = 15\text{ V}$	$R_{DS(on)}$ typ.	15	15	15	15	$\Omega$
$V_{GS} = 25\text{ V}$	$R_{DS(on)}$ typ.	12		12		$\Omega$

## DYNAMIC CHARACTERISTICS

Forward transconductance at $f = 1\text{ kHz}$						
$V_{DS} = 10\text{ V}; V_{SB} = 0; I_D = 20\text{ mA}$	$g_{fs} >$ typ.		15			mS
			10			
Capacitance at $f = 1\text{ MHz}$ (see Fig. 2)						
$V_{GS} = V_{BS} = -15\text{ V}; V_{DS} = 10\text{ V}$						
Feed-back capacitance	$C_{rss}$ typ.		0,6			pF
Input capacitance	$C_{iss}$ typ.		2,3			pF
Output capacitance	$C_{oss}$ typ.		1,9			pF

DYNAMIC CHARACTERISTICS (continued)




Fig. 2 Capacitances model.

$$C_{iss} = C_{GS} + C_{GD} + C_{GB}$$

$$C_{oss} = C_{GD} + C_{BD}$$

$$C_{rss} = C_{GD}$$

Switching times (see Fig. 3)

$V_{DD} = 10\text{ V}$ ;  $V_i = -5\text{ V to } +5\text{ V}$

$t_{on}$	typ.	1,0	ns
$t_{off}$	typ.	5,0	ns





Fig. 3 Switching times test circuit and input and output waveforms.

Pulse generator:

$$R_i = 50\ \Omega$$

$$t_r < 0,5\ \text{ns}$$

$$t_f < 1,0\ \text{ns}$$

$$t_p = 20\ \text{ns}$$

$$\delta < 0,01$$



## MOSFET N-CHANNEL ENHANCEMENT SWITCHING TRANSISTOR

Symmetrical insulated-gate silicon MOS field-effect transistor of the N-channel enhancement mode type. The transistor is sealed in a SOT143 envelope and features a low ON resistance and low capacitances. The transistor is protected against excessive input voltages by integrated back-to-back diodes between gate and substrate.

### Applications:

- analog and/or digital switch
- switch driver

### QUICK REFERENCE DATA


Drain-source voltage	$V_{DS}$	max.	10 V
Source-drain voltage	$V_{SD}$	max.	10 V
Drain-substrate voltage	$V_{DB}$	max.	15 V
Source-substrate voltage	$V_{SB}$	max.	15 V
Drain current (DC)	$I_D$	max.	50 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	230 mW
Gate-source threshold voltage $V_{DS} = V_{GS}; V_{SB} = 0;$ $I_D = 1\text{ }\mu\text{A}$	$V_{GS(th)}$	$>$ $<$	0.1 V 2.0 V
Drain-source ON-resistance $V_{GS} = 10\text{ V}; V_{SB} = 0; I_D = 0.1\text{ mA}$	$R_{DSon}$	$<$	45 $\Omega$
Feed-back capacitance $V_{GS} = V_{BS} = -15\text{ V};$ $V_{DS} = 10\text{ V}; f = 1\text{ MHz}$	$C_{rss}$	typ.	0.6 pF

### MECHANICAL DATA

SOT143 (see Fig. 1).

See also *Soldering recommendations*.

Fig. 1 SOT143.



Note: Drain and source are interchangeable.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	10 V
Source-drain voltage	$V_{SD}$	max.	10 V
Drain-substrate voltage	$V_{DB}$	max.	15 V
Source-substrate voltage	$V_{SB}$	max.	15 V
Drain current (DC)	$I_D$	max.	50 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}^*$	$P_{tot}$	max.	230 mW
Storage temperature range	$T_{stg}$		-65 to +150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	125 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air*	$R_{th\ j-a}$	=	430 K/W
---------------------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_{amb} = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $V_{GS} = V_{BS} = -5\text{ V}; I_D = 10\text{ nA}$	$V_{(BR)DSX}$	>	10 V
Source-drain breakdown voltage $V_{GD} = V_{BD} = -5\text{ V}; I_D = 10\text{ nA}$	$V_{(BR)SDX}$	>	10 V
Drain-substrate breakdown voltage $V_{GB} = 0; I_D = 10\text{ nA};$ open source	$V_{(BR)DBO}$	>	15 V
Source-substrate breakdown voltage $V_{GB} = 0; I_D = 10\text{ nA};$ open drain	$V_{(BR)SBO}$	>	15 V
Drain-source leakage current $V_{GS} = V_{BS} = -2\text{ V}; V_{DS} = 6,6\text{ V}$	$I_{DSoff}$	<	10 nA

\* Device mounted on a ceramic substrate of 8 mm x 10 mm x 0,7 mm.

Source-drain leakage current

$$V_{GD} = V_{BD} = -2 \text{ V}; V_{SD} = 6,6 \text{ V}$$

$$I_{SDoff} < 10 \text{ nA}$$

Forward transconductance at  $f = 1 \text{ kHz}$

$$V_{DS} = 10 \text{ V}; V_{SB} = 0; I_D = 20 \text{ mA}$$

$$g_{fs} > 10 \text{ mS}$$

typ. 15 mS

Gate-source threshold voltage

$$V_{DS} = V_{GS}; V_{SB} = 0; I_D = 1 \mu\text{A}$$

$$V_{GS(th)} > 0,1 \text{ V}$$

$< 2,0 \text{ V}$

Drain-source ON-resistance

$$I_D = 0,1 \text{ mA};$$

$$V_{GS} = 5 \text{ V}; V_{SB} = 0$$

$$R_{DSon} < 70 \Omega$$

$$V_{GS} = 10 \text{ V}; V_{SB} = 0$$

$$R_{DSon} < 45 \Omega$$

$$V_{GS} = 3,2 \text{ V}; V_{SB} = 6,8 \text{ V (see Fig. 4)}$$

$$R_{DSon} \text{ typ. } 80 \Omega$$

$< 120 \Omega$

Gate-substrate zener voltages

$$V_{DB} = V_{SB} = 0; -I_G = 10 \mu\text{A}$$

$$V_{Z(1)} > 12,5 \text{ V}$$

$$V_{DB} = V_{SB} = 0; +I_G = 10 \mu\text{A}$$

$$V_{Z(2)} > 12,5 \text{ V}$$

Capacitances at  $f = 1 \text{ MHz}$

$$V_{GS} = V_{BS} = -15 \text{ V}; V_{DS} = 10 \text{ V}$$

Feed-back capacitance

$$C_{rss} \text{ typ. } 0,6 \text{ pF}$$

Input capacitance

$$C_{iss} \text{ typ. } 1,5 \text{ pF}$$

Output capacitance

$$C_{oss} \text{ typ. } 1,0 \text{ pF}$$

Switching times (see Fig. 2)

$$V_{DD} = 10 \text{ V}; V_i = 5 \text{ V}$$

$$t_{on} \text{ typ. } 1,0 \text{ ns}$$

$$t_{off} \text{ typ. } 5,0 \text{ ns}$$

Pulse generator:

$$R_i = 50 \Omega$$

$$t_r < 0,5 \text{ ns}$$

$$t_f < 1,0 \text{ ns}$$

$$t_p = 20 \text{ ns}$$

$$\delta < 0,01$$





Fig. 2 Switching times test circuit and input and output waveforms.




Fig. 3  $V_{SB} = 0$ ; typical values.




Fig. 4  $V_{SB} = 6,8$  V; typical values.




Fig. 5  $V_{DS} = 10$  V;  $V_{BS} = 0$ ; typical values.




Fig. 6  $V_{DS} = V_{GS} = V_{GS(th)}$ .




Fig. 7  $V_{SB} = 0$ ; typical values.

Conditions for Figs 3, 4, 5, 6 and 7:  
 $T_j = 25$  °C.

## N-CHANNEL IG-MOS-FET

Symmetrical depletion type field-effect transistor in a TO-72 metal envelope with the substrate connected to the case. It is intended for chopper and other special switching applications, e.g. timing circuits, multiplex circuits, etc. The features are a very low drain-source 'on' resistance, a very high drain-source 'off' resistance and low feedback capacitances.

## QUICK REFERENCE DATA

Drain-source resistance (on) at  $f = 1 \text{ kHz}$

$$V_{DS} = 0; V_{GS} = 5 \text{ V}; V_{BS} = 0$$

$R_{ds \text{ on}}$  max.  $50 \ \Omega$

Drain-source resistance (off)

$$V_{DS} = 10 \text{ V}; -V_{GS} = 5 \text{ V}; V_{BS} = 0$$

$R_{DS \text{ off}}$  min.  $10 \ \text{G}\Omega$

Feedback capacitance at  $f = 1 \text{ MHz}$

$$-V_{GS} = 5 \text{ V}; V_{DS} = 0; I_B = 0$$

$C_{rs}$  typ.  $0.5 \ \text{pF}$

$$-V_{GD} = 5 \text{ V}; V_{SD} = 0; I_B = 0$$




$C_{rd}$  typ.  $0.5 \ \text{pF}$

## MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.

**Pinning**  
 1 = drain  
 2 = source  
 3 = gate  
 4 = substrate (b)  
 connected to case



Accessories: 56246 (distance disc).

## Note

To safeguard the gates against damage due to accumulation of static charge during transport or handling, the leads are encircled by a ring of conductive rubber which should be removed just after the transistor is soldered into the circuit.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-substrate voltage	$V_{DB}$	max.	30 V
Source-substrate voltage	$V_{SB}$	max.	30 V
Gate-substrate voltage (continuous)	$V_{GB}$	max.	10 V
		min.	-10 V
Repetitive peak gate to all other terminals voltage $V_{SB} = V_{DB} = 0$ ; $f > 100$ Hz	$V_{G-N}$	max.	15 V
		min.	-15 V
Non-repetitive peak gate to all other terminals voltage $V_{SB} = V_{DB} = 0$ ; $t < 10$ ms	$V_{G-N}$	max.	50 V
		min.	-50 V
Drain current (DC)	$I_D$	max.	25 mA
Drain current (peak value) $t_p = 20$ ms; $\delta = 0.1$	$I_{DM}$	max.	50 mA
Source current (peak value) $t_p = 20$ ms; $\delta = 0.1$	$I_{SM}$	max.	50 mA
Total power dissipation up to $T_{amb} = 25$ °C	$P_{tot}$	max.	200 mW
Storage temperature range	$T_{stg}$		-65 to + 125 °C
Junction temperature	$T_j$	max.	125 °C

**THERMAL RESISTANCE**

From junction to ambient in free air	$R_{thj-a}$	=	500 K/W
--------------------------------------	-------------	---	---------

## CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain cut-off currents;  $V_{BS} = 0$

$$V_{DS} = 10\text{ V}; -V_{GS} = 5\text{ V} \quad I_{DSX} < 1\text{ nA}$$

$$V_{DS} = 10\text{ V}; -V_{GS} = 5\text{ V}; T_j = 125\text{ }^\circ\text{C} \quad I_{DSX} < 1\text{ }\mu\text{A}$$

Source cut-off currents;  $V_{BD} = 0$

$$V_{SD} = 10\text{ V}; -V_{GD} = 5\text{ V} \quad I_{SDX} < 1\text{ nA}$$

$$V_{SD} = 10\text{ V}; -V_{GD} = 5\text{ V}; T_j = 125\text{ }^\circ\text{C} \quad I_{SDX} < 1\text{ }\mu\text{A}$$

Gate currents;  $V_{BS} = 0$

$$-V_{GS} = 10\text{ V}; V_{DS} = 0 \quad -I_{GSS} < 10\text{ pA}$$

$$V_{GS} = 10\text{ V}; V_{DS} = 0 \quad I_{GSS} < 10\text{ pA}$$

$$-V_{GS} = 10\text{ V}; V_{DS} = 0; T_j = 125\text{ }^\circ\text{C} \quad -I_{GSS} < 200\text{ pA}$$

$$V_{GS} = 10\text{ V}; V_{DS} = 0; T_j = 125\text{ }^\circ\text{C} \quad I_{GSS} < 200\text{ pA}$$

Bulk currents;  $V_{GB} = 0$

$$-V_{BD} = 30\text{ V}; I_S = 0 \quad -I_{BDO} < 10\text{ }\mu\text{A}$$

$$-V_{BS} = 30\text{ V}; I_D = 0 \quad -I_{BSO} < 10\text{ }\mu\text{A}$$

Drain-source resistance (on) at  $f = 1\text{ kHz}$ ;  $V_{BS} = 0$

$$V_{GS} = 0; V_{DS} = 0 \quad R_{ds\text{ on}} < 100\text{ }\Omega$$

$$V_{GS} = 0; V_{DS} = 0; T_j = 125\text{ }^\circ\text{C} \quad R_{ds\text{ on}} < 150\text{ }\Omega$$

$$+V_{GS} = 5\text{ V}; V_{DS} = 0 \quad R_{ds\text{ on}} < 50\text{ }\Omega$$

Drain-source resistance (off)

$$-V_{GS} = 5\text{ V}; V_{DS} = 10\text{ V}; V_{BS} = 0 \quad R_{DS\text{ off}} > 10\text{ G}\Omega$$



Feedback capacitances at  $f = 1\text{ MHz}$

$$-V_{GS} = 5\text{ V}; V_{DS} = 0; I_B = 0 \quad C_{rS} \text{ typ. } 0.5\text{ pF}$$



$$-V_{GD} = 5\text{ V}; V_{SD} = 0; I_B = 0 \quad C_{rD} \text{ typ. } 0.5\text{ pF}$$

Gate to all other terminals capacitance at  $f = 1\text{ MHz}$

$$-V_{GB} = 5\text{ V}; V_{SB} = V_{DB} = 0 \quad C_{g-n} < 6\text{ pF}$$









DEVICE DATA  
MOS-FETs  
dual gate



## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic X-package with source and substrate interconnected, intended for use in u.h.f. applications in television tuners and professional communication equipment. This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### QUICK REFERENCE DATA


Drain-source voltage	$V_{DS}$	max.	20 V
Drain current	$I_D$	max.	20 mA
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	225 mW
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 7\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$ y_{fs} $	typ.	12 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$ $I_D = 7\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$C_{ig1-s}$	typ.	1.8 pF
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 7\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	25 fF
Noise figure at $G_S = 2\text{ mS}$ ; $B_S = B_S\text{ opt}$ $I_D = 7\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$ ; $f = 800\text{ MHz}$	F	typ.	2.8 dB

### MECHANICAL DATA

Fig.1 SOT103.

#### Pinning:

- 1 = source
- 2 = drain
- 3 = gate 2
- 4 = gate 1



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)


Drain-source voltage	$V_{DS}$	max.	20 V
Drain current (DC or average)	$I_D$	max.	20 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	225 mW
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air  
mounted on the printed-circuit board

$R_{th\ j-a} = 335\text{ K/W}$

Dimensions in mm



(1) Connection made by a strip or Cu wire.

Fig.2 Single-sided 35  $\mu\text{m}$  Cu-clad epoxy fibre-glass printed-circuit board, thickness 1.5 mm. Tracks are fully tin-lead plated. Board in horizontal position for  $R_{th}$  measurement.

**STATIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

## Gate cut-off currents

$\pm V_{G1-S} = 5\text{ V}; V_{G2-S} = V_{DS} = 0$

$\pm I_{G1-SS}$  max. 25 nA

$\pm V_{G2-S} = 5\text{ V}; V_{G1-S} = V_{DS} = 0$

$\pm I_{G2-SS}$  max. 25 nA

## Gate-source breakdown voltages

$\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$

$\pm V_{(BR)G1-SS}$  6 to 20 V

$\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$

$\pm V_{(BR)G2-SS}$  6 to 20 V

## Drain current

$V_{DS} = 10\text{ V}; V_{G1-S} = 0; +V_{G2-S} = 4\text{ V}$

$I_{DSS}$  2 to 20 mA

## Gate-source cut-off voltages

$I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$

$-V_{(P)G1-S}$  max. 2.7 V

$I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; V_{G1-S} = 0$

$-V_{(P)G2-S}$  max. 2.7 V

**DYNAMIC CHARACTERISTICS**Measuring conditions (common source):  $I_D = 7\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$ Transfer admittance at  $f = 1\text{ kHz}$ 

$|y_{fs}|$  min. 9.5 mS  
typ. 12 mS

Input capacitance at gate 1;  $f = 1\text{ MHz}$ 

$C_{ig1-s}$  typ. 1.8 pF

Input capacitance at gate 2;  $f = 1\text{ MHz}$ 

$C_{ig2-s}$  typ. 1.0 pF

Feedback capacitance at  $f = 1\text{ MHz}$ 

$C_{rs}$  typ. 25 fF

Output capacitance at  $f = 1\text{ MHz}$ 

$C_{os}$  typ. 0.9 pF

Noise figure at  $G_S = 2\text{ mS}; B_S = B_S\text{ opt}$ 

$f = 200\text{ MHz}$

$F$  typ. 1.6 dB

$f = 800\text{ MHz}$

$F$  typ. 2.8 dB

Power gain at  $G_S = 2\text{ mS}; B_S = B_S\text{ opt}$ 

$G_L = 0.5\text{ mS}; B_L = B_L\text{ opt}; f = 200\text{ MHz}$

$G_p$  typ. 23 dB

$G_L = 1\text{ mS}; B_L = B_L\text{ opt}; f = 800\text{ MHz}$

$G_p$  typ. 16.5 dB







**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20 V
Drain-current (DC or average)	$I_D$	max.	30 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	225 mW
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$


**THERMAL RESISTANCE**

From junction to ambient in free air

mounted on the printed-circuit board (see Fig. 2)

$R_{thj-a} = 335\text{ K/W}$

Dimensions in mm



(1) Connection made by a strip or Cu wire.

Fig. 2 Single-sided 35  $\mu\text{m}$  Cu-clad epoxy fibre-glass printed-circuit board, thickness 1.5 mm. Tracks are fully tin-lead plated. Board in horizontal position for  $R_{th}$  measurement.

## STATIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$ 

Gate cut-off currents

$\pm V_{G1-S} = 5\text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	max.	50 nA
$\pm V_{G2-S} = 5\text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	max.	50 nA

Gate-source breakdown voltages

$\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$	6.0 to 20 V
$\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$	6.0 to 20 V

Drain current

$V_{DS} = 15\text{ V}; V_{G1-S} = 0; +V_{G2-S} = 4\text{ V}$	$I_{DSS}$	4 to 20 mA
--	-----------	------------

Gate-source cut-off voltages

$I_D = 20\text{ }\mu\text{A}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$	$-V_{(P)G1-S}$	max.	2.5 V
$I_D = 20\text{ }\mu\text{A}; V_{DS} = 15\text{ V}; V_{G1-S} = 0$	$-V_{(P)G2-S}$	max.	2.0 V

## DYNAMIC CHARACTERISTICS

Measuring conditions (common source);  $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$ Transfer admittance at  $f = 1\text{ kHz}$ 

$ y_{fs} $	min.	15 mS
	typ.	18 mS

Input capacitance at gate 1;  $f = 1\text{ MHz}$ 

$C_{ig1-s}$	typ.	2.5 pF
	max.	3.0 pF

Input capacitance at gate 2;  $f = 1\text{ MHz}$ 

$C_{ig2-s}$	typ.	1.2 pF
-------------	------	--------

Feedback capacitance at  $f = 1\text{ MHz}$ 

$C_{rs}$	typ.	25 fF
----------	------	-------

Output capacitance at  $f = 1\text{ MHz}$ 

$C_{os}$	typ.	1.0 pF
----------	------	--------

Noise figure at  $G_S = 2\text{ mS}; B_S = B_S\text{ opt}$   
 $f = 200\text{ MHz}$ 

F	typ.	1.0 dB
---	------	--------

Power gain at  $G_S = 2\text{ mS}; B_S = B_S\text{ opt}$   
 $G_L = 0.5\text{ mS}; B_L = B_L\text{ opt}; f = 200\text{ MHz}$ 

$G_p$	typ.	25 dB
-------	------	-------




Fig. 3  $V_{G2-S} = 4 \text{ V}$ ;  $V_{DS} = 15 \text{ V}$ ;  
 $f = 1 \text{ MHz}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig. 4  $V_{G1-S} = 0 \text{ V}$ ;  $V_{DS} = 15 \text{ V}$ ;  
 $f = 1 \text{ MHz}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig. 5  $V_{G2-S} = 4 \text{ V}$ ;  $I_D = 10 \text{ mA}$ ;  
 $f = 1 \text{ MHz}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig. 6  $V_{G2-S} = 4$ ;  $V_{DS} = 15 \text{ V}$ ;  
 $f = 1 \text{ kHz}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig. 7  $V_{G2-S} = 4 \text{ V}$ ;  $V_{DS} = 15 \text{ V}$ ;  
 $I_D = 10 \text{ mA}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig. 8  $V_{G2-S} = 4 \text{ V}$ ;  $V_{DS} = 15 \text{ V}$ ;  
 $I_D = 10 \text{ mA}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig. 9  $V_{G2-S} = 4 \text{ V}$ ;  $V_{DS} = 15 \text{ V}$ ;  
 $I_D = 10 \text{ mA}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig. 10  $V_{G2-S} = 4 \text{ V}$ ;  $V_{DS} = 15 \text{ V}$ ;  
 $I_D = 10 \text{ mA}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig. 11  $V_{G2-S} = 4 \text{ V}$ ;  $V_{DS} = 15 \text{ V}$ ;  $I_D = 10 \text{ mA}$ ;  $f = 200 \text{ MHz}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ ; typical values.



## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in plastic X-package with source and substrate interconnected, intended for VHF applications, such as VHF television tuners and professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source and has an integrated drain resistance to suppress oscillation in the frequency range higher than 1 GHz.

This device is especially intended for use in pre-amplifiers in CATV tuners with large tuning ranges up to 500 MHz.

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	20 V
Drain-current	$I_D$	max.	30 mA
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	225 mW
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; V_{G2-S} = 4\text{ V}$	$ y_{fs} $	typ.	18 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{ig1-s}$	typ.	2,5 pF
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	25 fF
Noise figure at $G_S = 2\text{ mS}; B_S = B_{Sopt}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}; f = 200\text{ MHz}$	$F$	typ.	1,0 dB


### MECHANICAL DATA

Dimensions in mm

Fig. 1 SOT103.

#### Pinning

- 1 = source
- 2 = drain
- 3 = gate 2
- 4 = gate 1



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)


Drain-source voltage	$V_{DS}$	max.	20 V
Drain-current (DC or average)	$I_D$	max.	30 mA
Gate 1-source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2-source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	225 mW
Storage temperature range	$T_{stg}$		-65 to +150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air  
 mounted on a printed-circuit board (see Fig. 2)

$$R_{th\ j-a} = 335\text{ K/W}$$

Dimensions in mm



(1) Connection made by a strip or Cu wire

Fig. 2 Single-sided 35  $\mu\text{m}$  Cu-clad epoxy fibre-glass printed-circuit board, thickness 1,5 mm. Tracks are fully tin-lead plated. Board in horizontal position for  $R_{th}$  measurement.



**STATIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless stated otherwise

## Gate cut-off currents

$\pm V_{G1-S} = 5\text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	<	50 nA
$\pm V_{G2-S} = 5\text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	<	50 nA

## Gate-source breakdown voltages

$\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$		6,0 to 20 V
$\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$		6,0 to 20 V

## Drain current

$V_{DS} = 15\text{ V}; V_{G1-S} = 0;$ $V_{G2-S} = 4\text{ V}$	$I_{DSS}$		2,0 to 20 mA
--	-----------	--	--------------

## Gate-source cut-off voltages

$I_D = 20\text{ }\mu\text{A}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$	$-V_{(P)G1-S}$	<	2,5 V
$I_D = 20\text{ }\mu\text{A}; V_{DS} = 15\text{ V}; +V_{G1-S} = 0$	$-V_{(P)G2-S}$	<	2,0 V

**DYNAMIC CHARACTERISTICS**

Measuring conditions (common source);  $I_D = 10\text{ mA};$   
 $V_{DS} = 15\text{ V}; V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$

Transfer admittance at $f = 1\text{ kHz}$	$ Y_{fs} $	>	15 mS typ. 18 mS
Input capacitance at gate 1 at $f = 1\text{ MHz}$	$C_{ig1-s}$	typ.	2,5 pF
Input capacitance at gate 2 at $f = 1\text{ MHz}$	$C_{ig2-s}$	typ.	1,2 pF
Feedback capacitance at $f = 1\text{ MHz}$	$C_{rs}$	typ.	25 fF
Output capacitance at $f = 1\text{ MHz}$	$C_{os}$	typ.	1,0 pF
Noise figure at $G_S = 2\text{ mS}; B_S = B_{Sopt}$ and $f = 200\text{ MHz}$	F	typ.	1,0 dB
Power gain at $G_S = 2\text{ mS}; B_S = B_{Sopt}$ $G_L = 0,5\text{ mS}; B_L = B_{Lopt}; f = 200\text{ MHz}$	$G_P$	typ.	25 dB



## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic X-package with source and substrate interconnected, intended for u.h.f. applications in television tuners and professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### QUICK REFERENCE DATA


Drain-source voltage	$V_{DS}$	max.	20 V
Drain current	$I_D$	max.	30 mA
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	225 mW
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$	$ y_{fs} $	typ.	18 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{ig1-s}$	typ. max.	2.3 pF 2.6 pF
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	25 fF
Noise figure at $G_S = 3.3\text{ mS}; B_S = B_S\text{ opt}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}; f = 800\text{ MHz}$	F	typ.	1.8 dB

### MECHANICAL DATA

Fig.1 SOT103.

#### Pinning:

- 1 = source
- 2 = drain
- 3 = gate 2
- 4 = gate 1



**RATINGS**


Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current (DC or average)	$I_D$	max.	30 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	225 mW
Storage temperature range	$T_{stg}$	-65 to + 150	$^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air  
 mounted on the printed-circuit board (see Fig.2)

$R_{th\ j-a} = 335\text{ K/W}$



(1) Connection made by a strip or Cu wire.

Fig.2 Single-sided 35  $\mu\text{m}$  Cu-clad epoxy fibre-glass printed-circuit board, thickness 1.5 mm. Tracks are fully tin-lead plated. Board in horizontal position for  $R_{th}$  measurement.

### STATIC CHARACTERISTICS

$T_j = 25^\circ\text{C}$  unless otherwise specified

#### Gate cut-off currents

$\pm V_{G1-S} = 5\text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	max.	50 nA
$\pm V_{G2-S} = 5\text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	max.	50 nA

#### Gate-source breakdown voltages

$\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$	6 to 20 V
$\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$	6 to 20 V

#### Drain current

$V_{DS} = 15\text{ V}; V_{G1-S} = 0; +V_{G2-S} = 4\text{ V}$	$I_{DSS}$	4 to 20 mA
--	-----------	------------

#### Gate-source cut-off voltages

$I_D = 20\ \mu\text{A}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$	$-V_{(P)G1-S}$	max.	2.5 V
$I_D = 20\ \mu\text{A}; V_{DS} = 15\text{ V}; V_{G1-S} = 0$	$-V_{(P)G2-S}$	max.	2.0 V

### DYNAMIC CHARACTERISTICS

Measuring conditions (common source):  $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25^\circ\text{C}$

Transfer admittance at $f = 1\text{ kHz}$	$ y_{fs} $	min.	15 mS
		typ.	18 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$	$C_{ig1-s}$	typ.	2.3 pF
		max.	2.6 pF
Input capacitance at gate 2; $f = 1\text{ MHz}$	$C_{ig2-s}$	typ.	1.1 pF
Feedback capacitance at $f = 1\text{ MHz}$	$C_{rs}$	typ.	25 fF
Output capacitance at $f = 1\text{ MHz}$	$C_{os}$	typ.	0.8 pF
Noise figure	F	typ.	1.0 dB
$f = 200\text{ MHz}; G_S = 2\text{ mS}; B_S = B_S\text{ opt}$	F	typ.	1.8 dB
$f = 800\text{ MHz}; G_S = 3.3\text{ mS}; B_S = B_S\text{ opt}$			
Power gain	$G_p$	typ.	25 dB
$f = 200\text{ MHz}; G_S = 2\text{ mS}; G_L = 0.5\text{ mS}; B_S = \text{opt}; B_L = \text{opt}$	$G_p$	typ.	18 dB
$f = 800\text{ MHz}; G_S = 3.3\text{ mS}; G_L = 1\text{ mS}; B_S = \text{opt}; B_L = \text{opt}$			




Fig.3  $V_{G2-S} = 4\text{ V}; V_{DS} = 15\text{ V};$   
 $f = 1\text{ MHz}; T_{amb} = 25^\circ\text{C};$  typical values.




Fig.4  $V_{G1-S} = 0\text{ V}; V_{DS} = 15\text{ V};$   
 $f = 1\text{ MHz}; T_{amb} = 25^\circ\text{C};$  typical values.




Fig. 5  $V_{G2-S} = 4 \text{ V}$ ;  $I_D = 10 \text{ mA}$ ;  $f = 1 \text{ MHz}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig. 6  $V_{G2-S} = 4 \text{ V}$ ;  $V_{DS} = 15 \text{ V}$ ;  $f = 1 \text{ kHz}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig. 7  $V_{G2-S} = 4 \text{ V}$ ;  $V_{DS} = 15 \text{ V}$ ;  $I_D = 10 \text{ mA}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig. 8  $V_{G2-S} = 4 \text{ V}$ ;  $V_{DS} = 15 \text{ V}$ ;  $I_D = 10 \text{ mA}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig. 9  $V_{G2-S} = 4 \text{ V}$ ;  $V_{DS} = 15 \text{ V}$ ;  $I_D = 10 \text{ mA}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig. 10  $V_{G2-S} = 4 \text{ V}$ ;  $V_{DS} = 15 \text{ V}$ ;  $I_D = 10 \text{ mA}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig. 11  $V_{G2-S} = 4$  V;  $V_{DS} = 15$  V;  $I_D = 10$  mA;  
 $f = 200$  MHz;  $T_{amb} = 25$  °C; typical values.




Fig. 12  $V_{G2-S} = 4$  V;  $V_{DS} = 15$  V;  $I_D = 10$  mA;  
 $f = 800$  MHz;  $T_{amb} = 25$  °C; typical values.





## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic X-package with source and substrate interconnected. Intended for UHF applications, such as UHF television tuners, with 12 V supply voltage and professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	18 V
Drain current (DC)	$I_D$	max.	30 mA
Total power dissipation up to $T_{amb} = 75\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	225 mW
Junction temperature	$T_j$	max.	150 $^{\circ}\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 10\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$ y_{fs} $	typ.	19 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$	$C_{ig1-s}$	typ. max.	2.6 pF 3.0 pF
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 10\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	25 fF
Noise figure at $G_S = 5\text{ mS}$ ; $B_S = B_{S\text{ opt}}$ $I_D = 10\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$ ; $f = 800\text{ MHz}$	F	typ.	2.0 dB


### MECHANICAL DATA

Dimensions in mm

Fig.1 SOT103.

#### Pinning

- 1 = source
- 2 = drain
- 3 = gate 2
- 4 = gate 1



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	18 V
Drain current (DC or average)	$I_D$	max.	30 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	225 mW
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$


**THERMAL RESISTANCE**

From junction to ambient in free air

mounted on the printed-circuit board (see Fig.2)

$R_{thj-a} = 335\text{ K/W}$

Dimensions in mm



(1) Connection made by a strip or Cu wire.

Fig.2 Single-sided 35  $\mu\text{m}$  Cu-clad epoxy fibre-glass printed-circuit board, thickness 1.5 mm. Tracks are fully tin-lead plated. Board in horizontal position for  $R_{th}$  measurement.

**STATIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Gate cut-off currents

$\pm V_{G1-S} = 7\text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	max.	25 nA
$\pm V_{G2-S} = 7\text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	max.	25 nA

Gate-source breakdown voltages

$\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$	8 to 20 V
$\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$	8 to 20 V

Gate-source cut-off voltages

$I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$-V_{(P)G1-S}$	min.	0.2 V
		max.	1.3 V
$I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; V_{G1-S} = 0$	$-V_{(P)G2-S}$	min.	0.2 V
		max.	1.1 V

**DYNAMIC CHARACTERISTICS**Measuring conditions (common source):  $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$ 

Transfer admittance at $f = 1\text{ kHz}$	$ y_{fs} $	min.	18 mS
		typ.	19 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$	$C_{ig1-s}$	typ.	2.6 pF
		max.	3.0 pF
Feedback capacitance at $f = 1\text{ MHz}$	$C_{rs}$	typ.	25 fF
		max.	35 fF
Output capacitance at $f = 1\text{ MHz}$	$C_{os}$	typ.	1.1 pF
Noise figure at $f = 800\text{ MHz}; G_S = 5\text{ mS}; B_S = B_{S\text{opt}}$	F	typ.	2.0 dB
		max.	3.0 dB




Fig.3 Output characteristics.  
 $V_{G2-S} = 4 \text{ V}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .




Fig.4 Transfer characteristics.  
 $V_{DS} = 10 \text{ V}$ ;  $V_{G2-S} = 4 \text{ V}$ ;  
 $T_{amb} = 25 \text{ }^\circ\text{C}$ .




Fig.5 Gate 1 input capacitance as a function of gate 1 source voltage;  
 $f = 1 \text{ MHz}$ ;  $V_{DS} = 10 \text{ V}$ ;  $V_{G2-S} = 4 \text{ V}$ ;  
 $T_{amb} = 25 \text{ }^\circ\text{C}$ .




Fig.6 Output capacitance as a function of drain voltage;  $f = 1 \text{ MHz}$ ;  
 $I_D = 10 \text{ mA}$ ;  $V_{G2-S} = 4 \text{ V}$ ;  
 $T_{amb} = 25 \text{ }^\circ\text{C}$ .




Fig.7 Circles of constant noise figures;  $f = 200$  MHz;  
 $T_{amb} = 25$  °C;  $V_{DS} = 10$  V;  $V_{G2-S} = 4$  V;  $I_D = 10$  mA.




Fig.8 Circles of constant noise figures;  $f = 800$  MHz;  
 $T_{amb} = 25$  °C;  $V_{DS} = 10$  V;  $V_{G2-S} = 4$  V;  $I_D = 10$  mA.




Fig.9 Forward transfer admittance as a function of drain current;  $f = 1 \text{ kHz}$ ;  $V_{DS} = 10 \text{ V}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .




Fig.10 Forward transfer admittance as a function of gate 1 source voltage;  $f = 1 \text{ kHz}$ ;  $V_{DS} = 10 \text{ V}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .

## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic X-package with source and substrate interconnected, intended for VHF applications, such as VHF television tuners, FM tuners and professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current	$I_D$	max.	20 mA
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	225 mW
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$ Y_{fs} $	typ.	14 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{ig1-s}$	typ.	2.1 pF
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	20 fF
Noise figure at optimum source admittance $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; f = 200\text{ MHz}$	F	typ.	0.7 dB


### MECHANICAL DATA

Dimensions in mm

Fig.1 SOT103.

#### Pinning

- 1 = source
- 2 = drain
- 3 = gate 2
- 4 = gate 1



7275914.3

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)


Drain-source voltage	$V_{DS}$	max.	20 V
Drain current (DC or average)	$I_D$	max.	20 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	225 mW
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air

mounted on the printed-circuit board (see Fig.2)

$R_{thj-a} = 335\text{ K/W}$



Dimensions in mm

(1) Connection made by a strip or Cu wire.

Fig. 2 Single-sided 35  $\mu\text{m}$  Cu-clad epoxy fibre-glass printed-circuit board, thickness 1,5 mm. Tracks are fully tin-lead plated. Board in horizontal position for  $R_{th}$  measurement.



## STATIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$ 

Gate cut-off currents

 $\pm V_{G1-S} = 5\text{ V}; V_{G2-S} = V_{DS} = 0$  $\pm I_{G1-SS} < 25\text{ nA}$  $\pm V_{G2-S} = 5\text{ V}; V_{G1-S} = V_{DS} = 0$  $\pm I_{G2-SS} < 25\text{ nA}$ 

Gate-source breakdown voltages

 $\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$  $\pm V_{(BR)G1-SS} \quad 6\text{ to }20\text{ V}$  $\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$  $\pm V_{(BR)G2-SS} \quad 6\text{ to }20\text{ V}$ 

Drain current

 $V_{DS} = 10\text{ V}; V_{G1-S} = 0; +V_{G2-S} = 4\text{ V}$  $I_{DSS} \quad 4\text{ to }25\text{ mA}$ 

Gate-source cut-off voltages

 $I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$  $-V_{(P)G1-S} < 2.5\text{ V}$  $I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; V_{G1-S} = 0$  $-V_{(P)G2-S} < 2.5\text{ V}$ 

## DYNAMIC CHARACTERISTICS

Measuring conditions (common source):  $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$ Transfer admittance at  $f = 1\text{ kHz}$  $|Y_{fs}| > 10\text{ mS}$   
typ. 14 mSInput capacitance at gate 1;  $f = 1\text{ MHz}$  $C_{ig1-s}$  typ. 2.1 pFInput capacitance at gate 2;  $f = 1\text{ MHz}$  $C_{ig2-s}$  typ. 1.0 pFFeedback capacitance at  $f = 1\text{ MHz}$  $C_{rs}$  typ. 20 fFOutput capacitance at  $f = 1\text{ MHz}$  $C_{os}$  typ. 1.1 pFNoise figure at  $f = 100\text{ MHz}; G_S = 1\text{ mS}; B_S = B_S\text{ opt}$ F typ. 0.7 dB  
< 1.7 dBNoise figure at  $f = 200\text{ MHz}; G_S = 2\text{ mS}; B_S = B_S\text{ opt}$ F typ. 1.0 dB  
< 2.0 dBTransducer gain at  $f = 100\text{ MHz}; G_S = 1\text{ mS}; B_S = B_S\text{ opt};$  $G_L = 0.5\text{ mS}; B_L = B_L\text{ opt}$  $G_{tr}$  typ. 29 dBTransducer gain at  $f = 200\text{ MHz}; G_S = 2\text{ mS}; B_S = B_S\text{ opt};$  $G_L = 0.5\text{ mS}; B_L = B_L\text{ opt}$  $G_{tr}$  typ. 26 dB




Fig. 3 Left-hand graph:  $V_{DS} = 10 \text{ V}$ ;  $V_{G2-S} = +4 \text{ V}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ . Right-hand graph:  $V_{G2-S} = +4 \text{ V}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .




Fig. 4  $V_{DS} = 10 \text{ V}$ ;  $V_{G2-S} = +4 \text{ V}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .







Fig. 5  $V_{DS} = 10 \text{ V}$ ;  $V_{G2-S} = +4 \text{ V}$ ;  $f = 1 \text{ kHz}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .



Measuring conditions:

Fig. 6  $V_{DS} = 10$  V;  $V_{G2-S} = +4$  V;  $f = 1$  MHz;  
 $T_{amb} = 25$  °C.

Fig. 7  $V_{DS} = 10$  V;  $V_{G1-S} = 0$ ;  $f = 1$  MHz;  
 $T_{amb} = 25$  °C.

Fig. 8  $V_{G2-S} = +4$  V;  $I_D = 10$  mA;  $f = 1$  MHz;  
 $T_{amb} = 25$  °C.

Measuring conditions for Figs 9 to 12:  $V_{DS} = 10 \text{ V}$ ;  $I_D = 10 \text{ mA}$ ;  $V_{G2-S} = +4 \text{ V}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .




Fig. 9.




Fig. 10.




Fig. 11.




Fig. 12.




Fig. 13  $V_{DS} = 10$  V;  $V_{G2-S} = +4$  V;  $I_D = 10$  mA;  
 $f = 100$  MHz;  $T_{amb} = 25$  °C; circles of typical  
 constant noise figures.




Fig. 14  $V_{DS} = 10$  V;  $V_{G2-S} = +4$  V;  $I_D = 10$  mA;  
 $f = 200$  MHz;  $T_{amb} = 25$  °C; circles of typical  
 constant noise figures.




Fig. 15 Automatic gain control test circuit at  $f = 200$  MHz (see also Fig. 16).  
 $V_{DD} = 16$  V;  $G_S = 2$  mA/V;  $G_L = 0,5$  mA/V.




Fig. 16  $V_{DD} = 16$  V;  $f = 200$  MHz;  
 $T_{amb} = 25$   $^{\circ}C$ ; typical values;  
 see also Fig. 15.

## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic X-package with source and substrate interconnected, intended for VHF applications, such as VHF television tuners, FM tuners, with 12 V supply voltage.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.


### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current	$I_D$	max.	40 mA
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	225 mW
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 15\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$ y_{fs} $	typ.	25 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$ $I_D = 15\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$C_{ig1-s}$	typ.	4.0 pF
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 15\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	30 fF
Noise figure at $G_S = 2\text{ mS}$ ; $B_S = B_S\text{ opt}$ $I_D = 15\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$ ; $f = 200\text{ MHz}$	F	typ.	1.2 dB

### MECHANICAL DATA

Dimensions in mm

Fig.1 SOT103.



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)


Drain-source voltage	$V_{DS}$	max.	20 V
Drain current (DC or average)	$I_D$	max.	40 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	225 mW
Storage temperature range	$T_{stg}$		-65 to +150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air  
 mounted on the printed-circuit board (see Fig. 2)

$R_{th\ j-a} = 335\text{ K/W}$

Dimensions in mm



(1) Connection made by a strip or Cu wire.

Fig. 2 Single-sided 35  $\mu\text{m}$  Cu-clad epoxy fibre-glass printed-circuit board, thickness 1,5 mm. Tracks are fully tin-lead plated. Board in horizontal position for  $R_{th}$  measurement.



**STATIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$ 

Gate cut-off currents

$\pm V_{G1-S} = 7\text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	<	25 nA
$\pm V_{G2-S} = 7\text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	<	25 nA

Gate-source breakdown voltages

$\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$	>	8 to 20 V
$\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$	>	8 to 20 V

Gate-source cut-off voltages

$I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$-V_{(P)G1-S}$	<	1.3 V
$I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; V_{G1-S} = 0$	$-V_{(P)G2-S}$	<	1.1 V

**DYNAMIC CHARACTERISTICS**Measuring conditions (common source):  $I_D = 15\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$ 

Transfer admittance at $f = 1\text{ kHz}$	$ y_{fs} $	>	20 mS
		typ.	25 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$	$C_{ig1-s}$	typ.	4.0 pF
Input capacitance at gate 2; $f = 1\text{ MHz}$	$C_{ig2-s}$	typ.	1.7 pF
Feedback capacitance at $f = 1\text{ MHz}$	$C_{rs}$	typ.	30 fF
Output capacitance at $f = 1\text{ MHz}$	$C_{os}$	typ.	2.0 pF
Noise figure at $f = 200\text{ MHz}; G_S = 2\text{ mS}; B_S = B_S\text{ opt}$	F	typ.	1.2 dB



## Philips Components

Data sheet	
status	Preliminary specification
date of issue	October 1990

# BF988

## Silicon n-channel dual gate MOS-FET

### FEATURES

- Short channel transistor with high ratio  $|Y_{fs}|/C_{is}$ .
- Low noise gain controlled amplifier to 1 GHz.

### DESCRIPTION

Depletion type field-effect transistor in a plastic X-package with source and substrate interconnected, intended for VHF and UHF applications, such as television tuners, with 12 V supply voltage and professional communication equipment. This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.


### QUICK REFERENCE DATA

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
$V_{DS}$	drain-source voltage	-	12	V
$I_D$	drain current	-	30	mA
$P_{tot}$	total power dissipation	-	225	mW
$T_j$	junction temperature	-	150	°C
$ Y_{fs} $	transfer admittance	24	-	mS
$C_{ig1-s}$	input capacitance at gate 1	2.1	-	pF
$C_{rs}$	feedback capacitance	25	-	fF
F	noise figure	1	-	dB


# Silicon n-channel dual gate MOS-FET

**BF988**

## MECHANICAL DATA



## PIN CONFIGURATION



## PINNING

PIN	DESCRIPTION
1	source
2	drain
3	gate 2
4	gate 1

**Silicon n-channel dual gate MOS-FET****BF988****LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134).


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		-	12	V
$I_D$	drain current (DC or average)		-	30	mA
$\pm I_{G1-S}$	gate 1-source current		-	10	mA
$\pm I_{G2-S}$	gate 2-source current		-	10	mA
$P_{tot}$	total power dissipation	$T_{amb} = 75\text{ }^\circ\text{C}$	-	225	mW
$T_{stg}$	storage temperature range		-65	+150	$^\circ\text{C}$
$T_j$	junction temperature		-	150	$^\circ\text{C}$

**THERMAL RESISTANCE**

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient in free air mounted on the printed circuit board (see Fig.3)	335	K/W

## Silicon n-channel dual gate MOS-FET

BF988



## Silicon n-channel dual gate MOS-FET

BF988

## STATIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm I_{G1-SS}$	gate 1 cut-off current	$\pm V_{G1-S} = 5\text{ V}$ $V_{G2-S} = V_{DS} = 0$	-	50	nA
$\pm I_{G2-SS}$	gate 2 cut-off current	$\pm V_{G2-S} = 5\text{ V}$ $V_{G1-S} = V_{DS} = 0$	-	50	nA
$\pm V_{(BR)G1-SS}$	gate 1-source breakdown voltage	$\pm I_{G1-SS} = 10\text{ mA}$ $V_{G2-S} = V_{DS} = 0$	6	20	V
$\pm V_{(BR)G2-SS}$	gate 2-source breakdown voltage	$\pm I_{G2-SS} = 10\text{ mA}$ $V_{G1-S} = V_{DS} = 0$	6	20	V
$-V_{(P)G1-S}$	gate 1-source cut-off voltage	$I_D = 20\text{ }\mu\text{A}$ $V_{DS} = 8\text{ V}$ $+V_{G2-S} = 4\text{ V}$	-	2.5	V
$-V_{(P)G2-S}$	gate 2-source cut-off voltage	$I_D = 20\text{ }\mu\text{A}$ $V_{DS} = 8\text{ V}$ $V_{G1-S} = 0$	-	2.0	V
$I_{DSS}$	drain current	$V_{DS} = 8\text{ V}$ $V_{G1-S} = 0$ $+V_{G2-S} = 4\text{ V}$	2	18	mA





## DYNAMIC CHARACTERISTICS

Measuring conditions (common source)  $I_D = 10\text{ mA}$ ;  $V_{DS} = 8\text{ V}$ ;  $V_{G2-S} = 4\text{ V}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ Y_{fs} $	transfer admittance	$f = 1\text{ kHz}$	21	24	-	mS
$C_{ig1-s}$	input capacitance at gate 1	$f = 1\text{ MHz}$	-	2.1	2.5	pF
$C_{os}$	output capacitance	$f = 1\text{ MHz}$	-	1.05	-	pF
$C_{rs}$	feedback capacitance	$f = 1\text{ MHz}$	-	25	-	fF
$C_{ig2-s}$	input capacitance at gate 2	$f = 1\text{ MHz}$	-	1.2	-	pF
F	noise figure	$f = 200\text{ MHz}$ $G_S = 2\text{ mS}$ $B_S = B_{sopt}$	-	0.6	-	dB
F	noise figure	$f = 800\text{ MHz}$ $G_S = 3.3\text{ mS}$ $B_S = B_{sopt}$	-	1	-	dB

Silicon n-channel dual gate MOS-FET

BF988





Silicon n-channel dual gate MOS-FET

BF988




Fig.8 Transfer admittance as a function of gate 1 voltage;  $V_{DS} = 8$  V;  $T_{amb} = 25$  °C.




Fig.9 Output capacitance as a function of drain-source voltage;  $V_{G2-S} = 4$  V;  $f = 1$  MHz;  $T_{amb} = 25$  °C.




Fig.10 Gate 1 input capacitance as a function of gate 1-source voltage;  $V_{DS} = 8$  V;  $V_{G2-S} = 4$  V;  $f = 1$  MHz;  $T_{amb} = 25$  °C.








Fig.11 Gate 1 input capacitance as a function of gate 2-source voltage;  $V_{DS} = 8$  V;  $V_{G1-S} = 0$ ;  $f = 1$  MHz;  $T_{amb} = 25$  °C.

# Silicon n-channel dual gate MOS-FET

## BF988



Silicon n-channel dual gate MOS-FET

BF988




Fig.16 Circles of typical constant noise figures, 200 MHz;  $F_{opt} = 0.6$  dB;  $V_{DS} = 8$  V;  $V_{G2-S} = 4$  V;  $I_D = 10$  mA;  $T_{amb} = 25$  °C.






Fig.17 Circles of typical constant noise figures, 800 MHz;  $F_{opt} = 1.5$  dB;  $V_{DS} = 8$  V;  $V_{G2-S} = 4$  V;  $I_D = 10$  mA;  $T_{amb} = 25$  °C.



## Silicon n-channel dual gate MOS-FET

BF988



# Silicon n-channel dual gate MOS-FET

**BF988**





## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic SOT143 microminiature envelope with source and substrate interconnected. This MOS-FET tetrode is intended for use in u.h.f. applications in television tuners. The device is also suitable for use in professional communication equipment.

The device is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### QUICK REFERENCE DATA


Drain-source voltage	$V_{DS}$	max.	20 V
Drain current	$I_D$	max.	20 mA
Total power dissipation up to $T_{amb} = 60\text{ }^\circ\text{C}$	$P_{tot}$	max.	200 mW
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 7\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$ y_{fs} $	typ.	12 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$ $I_D = 7\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{ig1-s}$	typ.	1.8 pF
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 7\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	25 fF
Noise figure at $G_S = 2\text{ mS}; B_S = B_S\text{ opt}$ $I_D = 7\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; f = 800\text{ MHz}$	F	typ.	2.8 dB

### MECHANICAL DATA

Fig.1 SOT143.

#### Pinning:


- 1 = source
- 2 = drain
- 3 = gate 2
- 4 = gate 1



Dimensions in mm

Marking code:

BF989 = MAp



See also *Soldering recommendations*.

TOP VIEW

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current (DC or average)	$I_D$	max.	20 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 60\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	200 mW
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air (note 1)  $R_{th\ j-a} = 460\text{ K/W}$




Fig.2 Power derating curve.

**Note**

1. Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.



**STATIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

## Gate cut-off currents

$\pm V_{G1-S} = 5\text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	max.	50 nA
$\pm V_{G2-S} = 5\text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	max.	50 nA

## Drain current

$V_{DS} = 10\text{ V}; V_{G1-S} = 0; +V_{G2-S} = 4\text{ V}$	$I_{DSS}$		2 to 20 mA
--	-----------	--	------------

## Gate-source breakdown voltages

$\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$		6 to 20 V
$\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$		6 to 20 V

## Gate-source cut-off voltages

$I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$-V_{(P)G1-S}$	max.	2.7 V
$I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; V_{G1-S} = 0$	$-V_{(P)G2-S}$	max.	2.7 V

**DYNAMIC CHARACTERISTICS**Measuring conditions (common source):  $I_D = 7\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$ 

Transfer admittance at $f = 1\text{ kHz}$	$ y_{fs} $	min.	9.5 mS
		typ.	12 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$	$C_{ig1-s}$	typ.	1.8 pF
Input capacitance at gate 2; $f = 1\text{ MHz}$	$C_{ig2-s}$	typ.	1.0 pF
Feedback capacitance at $f = 1\text{ MHz}$	$C_{rs}$	typ.	25 fF
Output capacitance at $f = 1\text{ MHz}$	$C_{os}$	typ.	0.9 pF
Noise figure at $G_S = 2\text{ mS}; B_S = B_S\text{ opt}$			
$f = 200\text{ MHz}$	F	typ.	1.6 dB
$f = 800\text{ MHz}$	F	typ.	2.8 dB



## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic SOT143 microminiature envelope with source and substrate interconnected, intended for UHF applications, such as UHF television tuners with 12 V supply voltage and professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### QUICK REFERENCE DATA


Drain-source voltage	$V_{DS}$	max.	18 V
Drain current	$I_D$	max.	30 mA
Total power dissipation up to $T_{amb} = 60\text{ }^\circ\text{C}$	$P_{tot}$	max.	200 mW
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$ y_{fs} $	typ.	19 mS
Input capacitance at gate; $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{ig1-s}$	typ. max.	2.6 pF 3.0 pF
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	25 fF
Noise figure at optimum source admittance $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; f = 800\text{ MHz}$	F	typ. max.	2.0 dB 3.0 dB

### MECHANICAL DATA

Fig.1 SOT143.

#### Pinning


- 1 = source
- 2 = drain
- 3 = gate 2
- 4 = gate 1



#### Marking code

BF990A = M87

Dimensions in mm



See also *Soldering recommendations*.

TOP VIEW

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	18 V
Drain current	$I_D$	max.	30 mA
Gate 1-source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2-source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 60\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	200 mW
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air (note 1)	$R_{th\ j-a}$	=	460 K/W
---	---------------	---	---------




Fig.2 Power derating curve.

**Note**

1. Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

**STATIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

## Gate cut-off currents

gate 1; $\pm V_{G1-S} = 7\text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	max.	25 nA
gate 2; $\pm V_{G2-S} = 7\text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	max.	25 nA

## Gate-source breakdown voltages

gate 1; $\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$		8 to 20 V
gate 2; $\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$		8 to 20 V

## Gate-source cut-off voltages

gate 1; $I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$-V_{(P)G1-S}$	max.	1.3 V
gate 2; $I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; V_{G1-S} = 0$	$-V_{(P)G2-S}$	max.	1.1 V

**DYNAMIC CHARACTERISTICS**Measuring conditions (common source):  $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$ 

Transfer admittance at $f = 1\text{ kHz}$	$ Y_{fs} $	min.	18 mS
		typ.	19 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$	$C_{ig1-s}$	typ.	2.6 pF
		max.	3.0 pF
Input capacitance at gate 2; $f = 1\text{ MHz}$	$C_{ig2-s}$	typ.	1.4 pF
Feedback capacitance at $f = 1\text{ MHz}$	$C_{rs}$	typ.	25 fF
Output capacitance at $f = 1\text{ MHz}$	$C_{os}$	typ.	1.2 pF
Noise figure at $f = 800\text{ MHz}; G_S = 5\text{ mS}; B_S = B_S\text{ opt}$	F	typ.	2.0 dB
		max.	3.0 dB




Fig.3 Output characteristics.  
 $V_{G2-S} = 4$  V;  $T_{amb} = 25$  °C.




Fig.4 Transfer characteristics.  
 $V_{DS} = 10$  V;  $V_{G2-S} = 4$  V;  $T_{amb} = 25$  °C.

## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic SOT143R microminiature envelope with source and substrate interconnected, intended for UHF applications, such as UHF television tuners and professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### QUICK REFERENCE DATA


Drain-source voltage	$V_{DS}$	max.	18 V
Drain current	$I_D$	max.	30 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	250 mW
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 10\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$ y_{fs} $	typ.	19 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$ $I_D = 10\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$C_{ig1-s}$	typ. max.	2.6 pF 3.0 pF
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 10\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	25 fF
Noise figure at optimum source admittance $I_D = 10\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$ ; $f = 800\text{ MHz}$	F	typ.	2.0 dB

### MECHANICAL DATA

Fig.1 SOT143R.

#### Pinning

- 1 = source
- 2 = gate 1
- 3 = gate 2
- 4 = drain



See also *Soldering recommendations*.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	18 V
Drain current	$I_D$	max.	30 mA
Gate 1-source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2-source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}^*$	$P_{tot}$	max.	250 mW
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air*	$R_{th\ j-a}$	=	500 K/W
---------------------------------------	---------------	---	---------

**STATIC CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Gate cut-off currents

gate 1; $\pm V_{G1-S} = 7\text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	max.	25 nA
gate 2; $\pm V_{G2-S} = 7\text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	max.	25 nA

Gate-source breakdown voltages

gate 1; $\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$	min.	8 to 20 V
gate 2; $\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$	min.	8 to 20 V

Gate-source cut-off voltages

gate 1; $I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; + V_{G2-S} = 4\text{ V}$	$-V_{(P)G1-S}$	max.	1.3 V
gate 2; $I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; V_{G1-S} = 0$	$-V_{(P)G2-S}$	max.	1.1 V

**DYNAMIC CHARACTERISTICS**

Measuring conditions (common source):  $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; + V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$

Transfer admittance at $f = 1\text{ kHz}$	$ y_{fs} $	min.	18 mS
		typ.	19 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$	$C_{ig1-s}$	typ.	2.6 pF
		max.	3.0 pF
Input capacitance at gate 2; $f = 1\text{ MHz}$	$C_{ig2-s}$	typ.	1.4 pF
Feedback capacitance at $f = 1\text{ MHz}$	$C_{rs}$	typ.	25 fF
Output capacitance at $f = 1\text{ MHz}$	$C_{os}$	typ.	1.2 pF
Noise figure at $f = 800\text{ MHz}; G_S = 5\text{ mS}; B_S = B_S\text{ opt}$	F	typ.	2.0 dB

\* Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.



## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic SOT143 microminiature envelope with source and substrate interconnected. This MOS-FET tetrode is intended for use in v.h.f. applications, such as v.h.f. television tuners and f.m. tuners. The device is also suitable for use in professional communication equipment.

The device is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### QUICK REFERENCE DATA



Drain-source voltage	$V_{DS}$	max.	20 V
Drain current	$I_D$	max.	20 mA
Total power dissipation up to $T_{amb} = 60\text{ }^\circ\text{C}$	$P_{tot}$	max.	200 mW
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 10\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$ Y_{fs} $	typ.	14 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$ $I_D = 10\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$C_{ig1-s}$	typ.	2,1 pF
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 10\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	20 fF
Noise figure at optimum source admittance $I_D = 10\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$ ; $f = 200\text{ MHz}$	F	typ.	0,7 dB

### MECHANICAL DATA

Fig.1 SOT143.

#### Pinning


- 1 = source
- 2 = drain
- 3 = gate 2
- 4 = gate 1



Dimensions in mm

Marking code

BF991 = M91



7286014.7

See also *Soldering recommendations.*

TOP VIEW

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current (DC or average)	$I_D$	max.	20 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 60^\circ\text{C}$ (note 1)	$P_{tot}$	max.	200 mW
Storage temperature	$T_{stg}$		-65 to +150 °C
Junction temperature	$T_j$	max.	150 °C

**THERMAL RESISTANCE**

From junction to ambient in free air (note 1)	$R_{th\ j-a}$	=	460 K/W
---	---------------	---	---------




Fig.2 Power derating curve.

**Note**

1. Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

## STATIC CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Gate cut-off currents

$$\pm V_{G1-S} = 5\text{ V}; V_{G2-S} = V_{DS} = 0 \quad \pm I_{G1-SS} < 50\text{ nA}$$

$$\pm V_{G2-S} = 5\text{ V}; V_{G1-S} = V_{DS} = 0 \quad \pm I_{G2-SS} < 50\text{ nA}$$

Drain current

$$V_{DS} = 10\text{ V}; V_{G1-S} = 0; +V_{G2-S} = 4\text{ V} \quad I_{DSS} \quad 4\text{ to }25\text{ mA}$$

Gate-source breakdown voltages

$$\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0 \quad \pm V_{(BR)G1-SS} \quad 6\text{ to }20\text{ V}$$

$$\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0 \quad \pm V_{(BR)G2-SS} \quad 6\text{ to }20\text{ V}$$

Gate-source cut-off voltages

$$I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V} \quad -V_{(P)G1-S} < 2,5\text{ V}$$

$$I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; V_{G1-S} = 0 \quad -V_{(P)G2-S} < 2,5\text{ V}$$

## DYNAMIC CHARACTERISTICS

Measuring conditions (common source):  $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$

Transfer admittance at  $f = 1\text{ kHz}$

$$|Y_{fs}| > 10\text{ mS}$$

$$\text{typ. } 14\text{ mS}$$

Input capacitance at gate 1;  $f = 1\text{ MHz}$

$$C_{ig1-s} \text{ typ. } 2,1\text{ pF}$$

Input capacitance at gate 2;  $f = 1\text{ MHz}$

$$C_{ig2-s} \text{ typ. } 1,0\text{ pF}$$

Feedback capacitance at  $f = 1\text{ MHz}$

$$C_{rs} \text{ typ. } 20\text{ fF}$$

Output capacitance at  $f = 1\text{ MHz}$

$$C_{os} \text{ typ. } 1,1\text{ pF}$$

Noise figure

$$f = 100\text{ MHz}; G_S = 1\text{ mS}; B_S = B_S \text{ opt} \quad F \text{ typ. } 0,7\text{ dB}$$

$$< 1,7\text{ dB}$$

$$f = 200\text{ MHz}; G_S = 2\text{ mS}; B_S = B_S \text{ opt} \quad F \text{ typ. } 1,0\text{ dB}$$

$$< 2,0\text{ dB}$$

Transducer gain (note 1)

$$f = 100\text{ MHz}; G_S = 1\text{ mS}; B_S = B_S \text{ opt};$$

$$G_L = 0,5\text{ mS}; B_L = B_L \text{ opt} \quad G_{tr} \text{ typ. } 29\text{ dB}$$

$$f = 200\text{ MHz}; G_S = 2\text{ mS}; B_S = B_S \text{ opt};$$

$$G_L = 0,5\text{ mS}; B_L = B_L \text{ opt} \quad G_{tr} \text{ typ. } 26\text{ dB}$$

## Note

1. Crystal mounted in a SOT103 envelope.



## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic SOT143 microminiature envelope with source and substrate interconnected. This MOS-FET tetrode is intended for use in v.h.f. applications, such as v.h.f. television tuners, FM tuners with a 12 volt supply voltage. The device is also suitable for use in professional communication equipment.

The device is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### QUICK REFERENCE DATA


Drain-source voltage	$V_{DS}$	max.	20 V
Drain current	$I_D$	max.	40 mA
Total power dissipation up to $T_{amb} = 60\text{ }^\circ\text{C}$	$P_{tot}$	max.	200 mW
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 15\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$ y_{fs} $	typ.	25 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$ $I_D = 15\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{ig1-s}$	typ.	4 pF
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 15\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	30 fF
Noise figure at $G_S = 2\text{ mS}$ $I_D = 15\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; f = 200\text{ MHz}$	F	typ.	1.2 dB

### MECHANICAL DATA

Fig.1 SOT143.

#### Pinning:


- 1 = source
- 2 = drain
- 3 = gate 2
- 4 = gate 1



Dimensions in mm

Marking code:

BF992 = M92



See also *Soldering recommendations*.

TOP VIEW

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current (DC or average)	$I_D$	max.	40 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 60^\circ\text{C}$ (note 1)	$P_{tot}$	max.	200 mW
Storage temperature range	$T_{stg}$		-65 to + 150 °C
Junction temperature	$T_j$	max.	150 °C

**THERMAL RESISTANCE**

From junction to ambient in free air (note 1)  $R_{th\ j-a} = 460\ \text{K/W}$




Fig.2 Power derating curve.

**Note**

1. Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

**STATIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

## Gate cut-off currents

$\pm V_{G1-S} = 7\text{ V}; V_{G2-S} = V_{DS} = 0$

$\pm I_{G1-SS}$  max. 25 nA

$\pm V_{G2-S} = 7\text{ V}; V_{G1-S} = V_{DS} = 0$

$\pm I_{G2-SS}$  max. 25 nA

## Gate-source breakdown voltages

$\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$

$\pm V_{(BR)G1-SS}$  8 to 20 V

$\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$

$\pm V_{(BR)G2-SS}$  8 to 20 V

## Gate-source cut-off voltages

$I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$

$-V_{(P)G1-S}$  0.2 to 1.3 V

$I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; V_{G1-S} = 0$

$-V_{(P)G2-S}$  0.2 to 1.1 V

**DYNAMIC CHARACTERISTICS**Measuring conditions (common source):  $I_D = 15\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$ Transfer admittance at  $f = 1\text{ kHz}$ 

$|y_{fs}|$  min. 20 mS  
typ. 25 mS

Input capacitance at gate 1;  $f = 1\text{ MHz}$ 

$C_{ig1-s}$  typ. 4 pF

Input capacitance at gate 2;  $f = 1\text{ MHz}$ 

$C_{ig2-s}$  typ. 1.7 pF

Feedback capacitance at  $f = 1\text{ MHz}$ 

$C_{rs}$  typ. 30 fF  
max. 40 fF

Output capacitance at  $f = 1\text{ MHz}$ 

$C_{os}$  typ. 2 pF

Noise figure at  $f = 200\text{ MHz}; G_S = 2\text{ mS}$ 

F typ. 1.2 dB




Fig.2 Output characteristics.




Fig.3 Transfer characteristics.




Fig.4 Input admittance as a function of frequency;  $V_{DS} = 10$  V;  $V_{G2-S} = 4$  V;  $I_D = 15$  mA;  $T_{amb} = 25$  °C; typical values.




Fig.5 Output admittance as a function of frequency;  $V_{DS} = 10$  V;  $V_{G2-S} = 4$  V;  $I_D = 15$  mA;  $T_{amb} = 25$  °C; typical values.






Fig.6 Transfer admittance as a function of frequency;  $V_{DS} = 10\text{ V}$ ;  $V_{G2-S} = 4\text{ V}$ ;  $I_D = 15\text{ mA}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.7 Feedback admittance as a function of frequency;  $V_{DS} = 10\text{ V}$ ;  $V_{G2-S} = 4\text{ V}$ ;  $I_D = 15\text{ mA}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.8 Transfer admittance as a function of drain current.




Fig.9 Transfer admittance as a function of gate 2 source voltage.



## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic SOT143R microminiature envelope with source and substrate interconnected. This MOS-FET tetrode is intended for use in VHF applications, such as VHF television tuners, FM tuners with a 12 volt supply voltage. The device is also suitable for use in professional communication equipment.

The device is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current	$I_D$	max.	40 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	250 mW
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 15\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$ Y_{fs} $	typ.	25 mS
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 15\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	30 fF
Noise figure at $G_S = 2\text{ mS}$ $I_D = 15\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$ ; $f = 200\text{ MHz}$	F	typ.	1.2 dB

### MECHANICAL DATA

Dimensions in mm


Marking code

Fig.1 SOT143R.

BF992R = M52

#### Pinning

- 1 = source
- 2 = drain
- 3 = gate 2
- 4 = gate 1



See also *Soldering recommendations*.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current (DC or average)	$I_D$	max.	40 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	250 mW
Storage temperature range	$T_{stg}$		$-65$ to $+150\text{ }^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air (note 1)	$R_{th\ j-a}$	=	500 K/W
---	---------------	---	---------

**STATIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Gate cut-off currents

$\pm V_{G1-S} = 7\text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	max.	25 nA
$\pm V_{G2-S} = 7\text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	max.	25 nA

Gate-source breakdown voltages

$\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$	8 to 20 V
$\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$	8 to 20 V

Gate-source cut-off voltages

$I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$-V_{(P)G1-S}$	0.2 to 1.3 V
$I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; V_{G1-S} = 0$	$-V_{(P)G2-S}$	0.2 to 1.1 V

**DYNAMIC CHARACTERISTICS**Measuring conditions (common source):  $I_D = 15\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$ 

Transfer admittance at $f = 1\text{ kHz}$	$ Y_{fs} $	min.	20 mS
		typ.	25 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$	$C_{ig1-s}$	typ.	4 pF
Input capacitance at gate 2; $f = 1\text{ MHz}$	$C_{ig2-s}$	typ.	1.7 pF
Feedback capacitance at $f = 1\text{ MHz}$	$C_{rs}$	typ.	30 fF
		max.	40 fF
Output capacitance at $f = 1\text{ MHz}$	$C_{os}$	typ.	2 pF
Noise figure at $f = 200\text{ MHz}; G_S = 2\text{ mS}$	F	typ.	1.2 dB

**Note**

1. Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic SOT143 microminiature envelope with source and substrate interconnected and intended for VHF applications in television tuners. The device is also suitable for use in professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current	$I_D$	max.	50 mA
Total power dissipation up to $T_{amb} = 60\text{ }^\circ\text{C}$	$P_{tot}$	max.	200 mW
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$	$ y_{fs} $	typ.	18 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{ig1-s}$	typ. max.	2.5 pF 3.0 pF
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	25 fF
Noise figure at $G_S = 2\text{ mS}; B_S = B_S\text{ opt}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}; f = 200\text{ MHz}$	F	typ.	1.0 dB

### MECHANICAL DATA

Fig.1 SOT143.


Dimensions in mm

Marking code

BF994S = MGP

#### Pinning

- 1 = source
- 2 = drain
- 3 = gate 2
- 4 = gate 1



See also *Soldering recommendations*.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current (DC or average)	$I_D$	max.	50 mA
Gate 1-source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2-source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 60\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	200 mW
Storage temperature	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air (note 1)  $R_{thj-a} = 460\text{ K/W}$




Fig. 2 Power derating curve.

**Note**

1. Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

**STATIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

## Gate cut-off currents

$\pm V_{G1-S} = 5\text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	max.	50 nA
$\pm V_{G2-S} = 5\text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	max.	50 nA

## Gate-source breakdown voltages

$\pm I_{G1-S} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$		6 to 20 V
$\pm I_{G2-S} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$		6 to 20 V

## Drain current

$V_{DS} = 15\text{ V}; V_{G1-S} = 0; V_{G2-S} = 4\text{ V}$	$I_{DSS}$		4 to 20 mA
---	-----------	--	------------

## Gate-source cut-off voltages

$I_D = 20\text{ }\mu\text{A}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$	$-V_{(P)G1-S}$	max.	2.5 V
$I_D = 20\text{ }\mu\text{A}; V_{DS} = 15\text{ V}; V_{G1-S} = 0$	$-V_{(P)G2-S}$	max.	2.0 V

**DYNAMIC CHARACTERISTICS**Measuring conditions (common source):  $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$ .

Transfer admittance at $f = 1\text{ kHz}$	$ y_{fs} $	min.	15 mS
		typ.	18 mS
Input capacitance at gate 1: $f = 1\text{ MHz}$	$C_{ig1-s}$	typ.	2.5 pF
		max.	3.0 pF
Input capacitance at gate 2: $f = 1\text{ MHz}$	$C_{ig2-s}$	typ.	1.2 pF
Feedback capacitance at $f = 1\text{ MHz}$	$C_{rs}$	typ.	25 fF
Output capacitance at $f = 1\text{ MHz}$	$C_{os}$	typ.	1.0 pF
Noise figure at $G_S = 2\text{ mS}; B_S = B_S\text{ opt}; f = 200\text{ MHz}$	F	typ.	1.0 dB
Power gain at $G_S = 2\text{ mS}; B_S = B_S\text{ opt}$ $G_L = 0.5\text{ mS}; B_L = B_L\text{ opt}; f = 200\text{ MHz}$	$G_p$	typ.	25 dB





## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic SOT143 microminiature envelope with source and substrate interconnected and intended for UHF applications in television tuners.

The device is also suitable for use in professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current	$I_D$	max.	30 mA
Total power dissipation up to $T_{amb} = 60\text{ }^\circ\text{C}$	$P_{tot}$	max.	200 mW
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$	$ y_{fs} $	typ.	18 mS
Input capacitance at gate 1 : $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{ig1-s}$	typ. max.	2.3 pF 2.6 pF
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	25 fF
Noise figure at $G_S = 2\text{ mS}; B_S = B_S\text{ opt}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}; f = 200\text{ MHz}$	F	typ.	1.8 dB

### MECHANICAL DATA

Dimensions in mm


Fig.1 SOT143.

Marking code

BF996S = MHP

#### Pinning

- 1 = source
- 2 = drain
- 3 = gate 2
- 4 = gate 1



7285014.7

See also *Soldering recommendations.*

TOP VIEW

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current (DC or average)	$I_D$	max.	30 mA
Gate 1-source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2-source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 60\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	200 mW
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air (note 1)  $R_{thj-a} = 460\text{ K/W}$




Fig. 2 Power derating curve.

**Note**

1. Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

**STATIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

## Gate cut-off currents

 $\pm V_{G1-S} = 5\text{ V}; V_{G2-S} = V_{DS} = 0$   $\pm I_{G1-SS}$  max. 50 nA $\pm V_{G2-S} = 5\text{ V}; V_{G1-S} = V_{DS} = 0$   $\pm I_{G2-SS}$  max. 50 nA

## Gate-source breakdown voltages

 $\pm I_{G1-S} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$   $\pm V_{(BR)G1-SS}$  6 to 20 V $\pm I_{G2-S} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$   $\pm V_{(BR)G2-SS}$  6 to 20 V

## Drain current

 $V_{DS} = 15\text{ V}; V_{G1-S} = 0; V_{G2-S} = 4\text{ V}$   $I_{DSS}$  4 to 20 mA

## Gate-source cut-off voltages

 $I_D = 20\text{ }\mu\text{A}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$   $-V_{(P)G1-S}$  max. 2.5 V $I_D = 20\text{ }\mu\text{A}; V_{DS} = 15\text{ V}; V_{G1-S} = 0$   $-V_{(P)G2-S}$  max. 2.0 V**DYNAMIC CHARACTERISTICS**Measuring conditions (common source):  $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$ .Transfer admittance at  $f = 1\text{ kHz}$  $|y_{fs}|$  min. 15 mS  
typ. 18 mSInput capacitance at gate 1:  $f = 1\text{ MHz}$  $C_{ig1-s}$  typ. 2.3 pF  
max. 2.6 pFInput capacitance at gate 2:  $f = 1\text{ MHz}$  $C_{ig2-s}$  typ. 1.2 pFFeedback capacitance at  $f = 1\text{ MHz}$  $C_{rs}$  typ. 25 fFOutput capacitance at  $f = 1\text{ MHz}$  $C_{os}$  typ. 0.8 pF

## Noise figure

 $f = 200\text{ MHz}; G_S = 2\text{ mS}; B_S = B_S\text{ opt}$   $F$  typ. 1.0 dB $f = 800\text{ MHz}; G_S = 3.3\text{ mS}; B_S = B_S\text{ opt}$  typ. 1.8 dB

## Power gain

 $f = 200\text{ MHz}; G_S = 2\text{ mS}; B_S = B_S\text{ opt}; G_L = 0.5\text{ mS};$   
 $B_L = B_L\text{ opt}$   $G_p$  typ. 25 dB $f = 800\text{ MHz}; G_S = 3.3\text{ mS}; B_S = B_S\text{ opt}; G_L = 1.0\text{ mS};$   
 $B_L = B_L\text{ opt}$  typ. 18 dB



## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic SOT143 microminiature envelope with source and substrate interconnected, intended for u.h.f. and v.h.f. applications, such as u.h.f./v.h.f. television tuners and professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source and has an integrated drain resistance to suppress oscillation in the frequency range higher than 1 GHz.

This device is especially intended for use in pre-amplifiers in CATV tuners with a large tuning range up to 500 MHz.

### QUICK REFERENCE DATA


Drain-source voltage	$V_{DS}$	max.	20 V
Drain current	$I_D$	max.	30 mA
Total power dissipation up to $T_{amb} = 60\text{ }^\circ\text{C}$	$P_{tot}$	max.	200 mW
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 10\text{ mA}$ ; $V_{DS} = 15\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$ y_{fs} $	typ.	18 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$ $I_D = 10\text{ mA}$ ; $V_{DS} = 15\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$C_{ig1-s}$	typ.	2.5 pF
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 10\text{ mA}$ ; $V_{DS} = 15\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	25 fF
Noise figure at $G_S = 2\text{ mS}$ ; $B_S = B_S\text{ opt}$ $I_D = 10\text{ mA}$ ; $V_{DS} = 15\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$ ; $f = 200\text{ MHz}$	F	typ.	1.0 dB

### MECHANICAL DATA

Fig.1 SOT143.

#### Pinning:


- 1 = source
- 2 = drain
- 3 = gate 2
- 4 = gate 1



See also *Soldering recommendations*.

#### Dimensions in mm

#### Marking code:



TOP VIEW

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current (DC or average)	$I_D$	max.	30 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 60\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	200 mW
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air (note 1)  $R_{th\ j-a} = 460\text{ K/W}$




Fig.2 Power derating curve.

**Note**

1. Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

**STATIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

## Gate cut-off currents

gate 1;

$\pm V_{G1-S} = 5\text{ V}; V_{G2-S} = V_{DS} = 0$

$\pm I_{G1-SS}$  max. 50 nA

gate 2;

$\pm V_{G2-S} = 5\text{ V}; V_{G1-S} = V_{DS} = 0$

$\pm I_{G2-SS}$  max. 50 nA

## Gate-source breakdown voltages

gate 1;

$\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$

$\pm V_{(BR)G1-SS}$  6 to 20 V

gate 2;

$\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$

$\pm V_{(BR)G2-SS}$  6 to 20 V

## Gate-source cut-off voltages

gate 1;

$I_D = 20\text{ }\mu\text{A}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$

$-V_{(P)G1-S}$  max. 2.5 V

gate 2;

$I_D = 20\text{ }\mu\text{A}; V_{DS} = 15\text{ V}; V_{G1-S} = 0$

$-V_{(P)G2-S}$  max. 2.0 V

## Drain-source cut-off voltage

$V_{DS} = 15\text{ V}; V_{G2-S} = 4\text{ V}; V_{G1-S} = 0$

$I_{DSS}$  2 to 20 mA

**DYNAMIC CHARACTERISTICS**Measuring conditions (common source):  $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$ Transfer admittance at  $f = 1\text{ kHz}$ 

$|Y_{fs}|$  min. 15 mS  
typ. 18 mS

Input capacitance at gate 1;  $f = 1\text{ MHz}$ 

$C_{ig1-s}$  typ. 2.5 pF

Input capacitance at gate 2;  $f = 1\text{ MHz}$ 

$C_{ig2-s}$  typ. 1.2 pF

Feedback capacitance at  $f = 1\text{ MHz}$ 

$C_{rs}$  typ. 25 fF

Output capacitance at  $f = 1\text{ MHz}$ 

$C_{os}$  typ. 1.0 pF

Noise figure at  $f = 200\text{ MHz}; G_S = 2\text{ mS}; B_S = B_S\text{ opt}$ 

F typ. 1.0 dB

Power gain at  $G_S = 2\text{ mS}; B_S = B_S\text{ opt}$ 

$G_L = 0.5\text{ mS}; B_L = B_L\text{ opt}; f = 200\text{ MHz}$

$G_p$  typ. 25 dB





## Philips Components

Data sheet	
status	Preliminary specification
date of issue	October 1990

# BF998

## Silicon n-channel dual gate MOS-FET

### FEATURES

- Short channel transistor with high ratio  $|Y_{fs}|/C_{is}$ .
- Low noise gain controlled amplifier to 1 GHz.

### DESCRIPTION

Depletion type field-effect transistor in a plastic SOT143 microminiature envelope with source and substrate interconnected, intended for VHF and UHF applications, such as television tuners, with 12 V supply voltage and professional communication equipment. This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.


### QUICK REFERENCE DATA

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
$V_{DS}$	drain-source voltage	-	12	V
$I_D$	drain current	-	30	mA
$P_{tot}$	total power dissipation	-	200	mW
$T_j$	junction temperature	-	150	°C
$ Y_{fs} $	transfer admittance	24	-	mS
$C_{ig1-s}$	input capacitance at gate 1	2.1	-	pF
$C_{rs}$	feedback capacitance	25	-	fF
F	noise figure at 800 MHz	1	-	dB


# Silicon n-channel dual gate MOS-FET

**BF998**

## MECHANICAL DATA



## PIN CONFIGURATION



## PINNING

PIN	DESCRIPTION
1	source
2	drain
3	gate 2
4	gate 1

## Silicon n-channel dual gate MOS-FET

BF998

## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134).


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		-	12	V
$I_D$	drain current (DC or average)		-	30	mA
$\pm I_{G1-S}$	gate 1-source current		-	10	mA
$\pm I_{G2-S}$	gate 2-source current		-	10	mA
$P_{tot}$	total power dissipation	$T_{amb} = 60^\circ\text{C}$ (note 1)	-	200	mW
$P_{tot}$	total power dissipation	$T_{amb} = 50^\circ\text{C}$ (note 2)	-	200	mW
$T_{stg}$	storage temperature range		-65	+150	$^\circ\text{C}$
$T_j$	junction temperature		-	150	$^\circ\text{C}$

## THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient in free air (note 1)	460	K/W
$R_{th\ j-a}$	from junction to ambient in free air (note 2)	500	K/W

## Notes

- Device mounted on a ceramic substrate, 8 mm x 10 mm x 0.7 mm.
- Device mounted on printed circuit board.



## Silicon n-channel dual gate MOS-FET

BF998

## STATIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm I_{G1-SS}$	gate 1 cut-off current	$\pm V_{G1-S} = 5\text{ V}$ $V_{G2-S} = V_{DS} = 0$	-	50	nA
$\pm I_{G2-SS}$	gate 2 cut-off current	$\pm V_{G2-S} = 5\text{ V}$ $V_{G1-S} = V_{DS} = 0$	-	50	nA
$\pm V_{(BR)G1-SS}$	gate 1-source breakdown voltage	$\pm I_{G1-SS} = 10\text{ mA}$ $V_{G2-S} = V_{DS} = 0$	6	20	V
$\pm V_{(BR)G2-SS}$	gate 2-source breakdown voltage	$\pm I_{G2-SS} = 10\text{ mA}$ $V_{G1-S} = V_{DS} = 0$	6	20	V
$-V_{(P)G1-S}$	gate 1-source cut-off voltage	$I_D = 20\text{ }\mu\text{A}$ $V_{DS} = 8\text{ V}$ $+V_{G2-S} = 4\text{ V}$	-	2.5	V
$-V_{(P)G2-S}$	gate 2-source cut-off voltage	$I_D = 20\text{ }\mu\text{A}$ $V_{DS} = 8\text{ V}$ $V_{G1-S} = 0$	-	2.0	V
$I_{DSS}$	drain current (measured under pulse condition)	$V_{DS} = 8\text{ V}$ $V_{G1-S} = 0$ $+V_{G2-S} = 4\text{ V}$	2	18	mA





## DYNAMIC CHARACTERISTICS

Measuring conditions (common source)  $I_D = 10\text{ mA}$ ;  $V_{DS} = 8\text{ V}$ ;  $V_{G2-S} = 4\text{ V}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ Y_{fs} $	transfer admittance	$f = 1\text{ kHz}$	21	24	-	mS
$C_{ig1-s}$	input capacitance at gate 1	$f = 1\text{ MHz}$	-	2.1	2.5	pF
$C_{os}$	output capacitance	$f = 1\text{ MHz}$	-	1.05	-	pF
$C_{rs}$	feedback capacitance	$f = 1\text{ MHz}$	-	25	-	fF
$C_{ig2-s}$	input capacitance at gate 2	$f = 1\text{ MHz}$	-	1.2	-	pF
F	noise figure	$f = 200\text{ MHz}$ $G_s = 2\text{ mS}$ $B_s = B_{sopt}$	-	0.6	-	dB
F	noise figure	$f = 800\text{ MHz}$ $G_s = 3.3\text{ mS}$ $B_s = B_{sopt}$	-	1	-	dB

# Silicon n-channel dual gate MOS-FET

## BF998



Silicon n-channel dual gate MOS-FET

BF998




Fig.8 Transfer admittance as a function of gate 1 voltage;  $V_{DS} = 8$  V;  $T_{amb} = 25$  °C.




Fig.9 Output capacitance as a function of drain-source voltage;  $V_{G2-S} = 4$  V;  $f = 1$  MHz;  $T_{amb} = 25$  °C.




Fig.10 Gate 1 input capacitance as a function of gate 1-source voltage;  $V_{DS} = 8$  V;  $V_{G2-S} = 4$  V;  $f = 1$  MHz;  $T_{amb} = 25$  °C.




Fig.11 Gate 1 input capacitance as a function of gate 2-source voltage;  $V_{DS} = 8$  V;  $V_{G1-S} = 0$ ;  $f = 1$  MHz;  $T_{amb} = 25$  °C.

# Silicon n-channel dual gate MOS-FET

**BF998**




Fig.12 Input admittance as a function of frequency;  $V_{DS} = 8$  V;  $V_{G2-S} = 4$  V;  $I_D = 10$  mA;  $T_{amb} = 25$  °C.




Fig.13 Feedback admittance as a function of frequency;  $V_{DS} = 8$  V;  $V_{G2-S} = 4$  V;  $I_D = 10$  mA;  $T_{amb} = 25$  °C.




Fig.14 Transfer admittance as a function of frequency;  $V_{DS} = 8$  V;  $V_{G2-S} = 4$  V;  $I_D = 10$  mA;  $T_{amb} = 25$  °C.





Fig.15 Output admittance as a function of frequency;  $V_{DS} = 8$  V;  $V_{G2-S} = 4$  V;  $I_D = 10$  mA;  $T_{amb} = 25$  °C.

## Silicon n-channel dual gate MOS-FET

BF998



L1 = 45 nH, 4 turns, internal diameter 4 mm, 0.8 mm copper wire.

L2 = 160 nH, 3 turns, internal diameter 8 mm, 0.8 mm copper wire.

Tapped at approximately half a turn from the cold side, to adjust  $G_L = 0.5$  mS.




C1 adjusted for  $G_S = 2$  mS.

Fig. 16 Gain control test circuit at  $f = 200$  MHz;  $V_{DD} = 12$  V;  $G_S = 2$  mS;  $G_L = 0.5$  mS.



# Silicon n-channel dual gate MOS-FET

**BF998**





Data sheet	
status	Preliminary specification
date of issue	October 1990

# BF998R

## Silicon n-channel dual gate MOS-FET

### FEATURES

- Short channel transistor with high ratio  $|Y_{fs}|/C_{is}$ .
- Low noise gain controlled amplifier to 1 GHz.

### DESCRIPTION

Depletion type field-effect transistor in a plastic SOT143R microminiature envelope with source and substrate interconnected, intended for VHF and UHF applications, such as UHF television tuners, with 12 V supply voltage and professional communication equipment. This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.


### QUICK REFERENCE DATA

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
$V_{DS}$	drain-source voltage	-	12	V
$I_D$	drain current	-	30	mA
$P_{tot}$	total power dissipation	-	200	mW
$T_j$	junction temperature	-	150	°C
$ Y_{fs} $	transfer admittance	24	-	mS
$C_{ig1-s}$	input capacitance at gate 1	2.1	-	pF
$C_{rs}$	feedback capacitance	25	-	pF
F	noise figure at 800 MHz	1	-	dB


# Silicon n-channel dual gate MOS-FET

# BF998R

## MECHANICAL DATA



## PIN CONFIGURATION



## PINNING

PIN	DESCRIPTION
1	source
2	drain
3	gate 2
4	gate 1

## Silicon n-channel dual gate MOS-FET

BF998R

## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134).


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		-	12	V
$I_D$	drain current (DC or average)		-	30	mA
$\pm I_{G1-S}$	gate 1-source current		-	10	mA
$\pm I_{G2-S}$	gate 2-source current		-	10	mA
$P_{tot}$	total power dissipation	$T_{amb} = 50\text{ }^\circ\text{C}$ (note 1)	-	200	mW
$T_{stg}$	storage temperature range		-65	+150	$^\circ\text{C}$
$T_j$	junction temperature		-	150	$^\circ\text{C}$

## THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient in free air (note 1)	500	K/W

## Notes

1. Device mounted on a ceramic substrate, 8 mm x 10 mm x 0.7 mm.



**Silicon n-channel dual gate MOS-FET****BF998R****STATIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm I_{G1-SS}$	gate 1 cut-off current	$\pm V_{G1-S} = 5\text{ V}$ $V_{G2-S} = V_{DS} = 0$	-	50	nA
$\pm I_{G2-SS}$	gate 2 cut-off current	$\pm V_{G2-S} = 5\text{ V}$ $V_{G1-S} = V_{DS} = 0$	-	50	nA
$\pm V_{(BR)G1-SS}$	gate 1-source breakdown voltage	$\pm I_{G1-SS} = 10\text{ mA}$ $V_{G2-S} = V_{DS} = 0$	6	20	V
$\pm V_{(BR)G2-SS}$	gate 2-source breakdown voltage	$\pm I_{G2-SS} = 10\text{ mA}$ $V_{G1-S} = V_{DS} = 0$	6	20	V
$-V_{(P)G1-S}$	gate 1-source cut-off voltage	$I_D = 20\text{ }\mu\text{A}$ $V_{DS} = 8\text{ V}$ $+V_{G2-S} = 4\text{ V}$	-	2.5	V
$-V_{(P)G2-S}$	gate 2-source cut-off voltage	$I_D = 20\text{ }\mu\text{A}$ $V_{DS} = 8\text{ V}$ $V_{G1-S} = 0$	-	2.0	V
$I_{DSS}$	drain current	$V_{DS} = 8\text{ V}$ $V_{G1-S} = 0$ $+V_{G2-S} = 4\text{ V}$	2	18	mA

**DYNAMIC CHARACTERISTICS**Measuring conditions (common source)  $I_D = 10\text{ mA}$ ;  $V_{DS} = 8\text{ V}$ ;  $V_{G2-S} = 4\text{ V}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ Y_{fs} $	transfer admittance	$f = 1\text{ kHz}$	21	24	-	mS
$C_{ig1-s}$	input capacitance at gate 1	$f = 1\text{ MHz}$	-	2.1	2.5	pF
$C_{os}$	output capacitance	$f = 1\text{ MHz}$	-	1.05	-	pF
$C_{rs}$	feedback capacitance	$f = 1\text{ MHz}$	-	25	-	fF
$C_{ig2-s}$	input capacitance at gate 2	$f = 1\text{ MHz}$	-	1.2	-	pF
F	noise figure	$f = 200\text{ MHz}$ $G_s = 2\text{ mS}$ $B_s = B_{sopt}$	-	0.6	-	dB
F	noise figure	$f = 800\text{ MHz}$ $G_s = 3.3\text{ mS}$ $B_s = B_{sopt}$	-	1	-	dB

Silicon n-channel dual gate MOS-FET

BF998R




Fig.4 Output characteristics;  $V_{G2-S} = 4 \text{ V}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .




Fig.5 Transfer characteristics;  $V_{DS} = 8 \text{ V}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .




Fig.6 Drain current as a function of gate 1 voltage;  $V_{DS} = 8 \text{ V}$ ;  $V_{G2-S} = 4 \text{ V}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .








Fig.7 Transfer admittance as a function of drain current;  $V_{DS} = 8 \text{ V}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .

Silicon n-channel dual gate MOS-FET





BF998R






Silicon n-channel dual gate MOS-FET

BF998R



## Silicon n-channel dual gate MOS-FET

BF998R



L1 = 45 nH, 4 turns, internal diameter 4 mm, 0.8 mm copper wire.

L2 = 160 nH, 3 turns, internal diameter 8 mm, 0.8 mm copper wire.


Tapped at approximately half a turn from the cold side, to adjust  $G_L = 0.5$  mS.

C1 adjusted for  $G_S = 2$  mS.

Fig. 16 Gain control test circuit at  $f = 200$  MHz;  $V_{DD} = 12$  V;  $G_S = 2$  mS;  $G_L = 0.5$  mS.

**Silicon n-channel dual gate MOS-FET**

**BF998R**



MCB333

L1 = L4 = 11 turns, internal diameter 3 mm, 0.5 mm copper wire, without spacing; ≈200 nH.

L2 = 2 cm, silvered 0.8 mm copper wire, 4 mm above ground plane.

L3 = 2 cm, silvered 0.5 mm copper wire, 4 mm above ground plane.

Fig.17 Gain control test circuit at  $f = 800 \text{ MHz}$ ;  $V_{DD} = 12 \text{ V}$ ;  $G_S = 3.3 \text{ mS}$ ;  $G_L = 1 \text{ mS}$ .




Fig.18 Automatic gain control characteristics measured in circuit of Fig.16;  $V_{DD} = 12 \text{ V}$ ;  $f = 200 \text{ MHz}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .




Fig.19 Automatic gain control characteristics measured in circuit of Fig.17;  $V_{DD} = 12 \text{ V}$ ;  $f = 800 \text{ MHz}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .



## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a metal TO-72 envelope with source and substrate connected to the case, intended for a wide range of v.h.f. applications, such as v.h.f. television tuners, f.m. tuners, as well as for applications in communication, instrumentation and control.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

The tetrode configuration, a series arrangement of two gate controlled channels, offers:

- very low feedback capacitance providing the possibility of more than 40 dB gain control in r.f. amplifiers requiring negligible a.g.c. power.
- excellent signal handling capability over the entire gain control range.
- low noise figure combined with high gain.



### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current	$I_D$	max.	50 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	300 mW
Junction temperature	$T_j$	max.	175 $^\circ\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$ y_{fs} $	typ.	15 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{ig1-s}$	typ.	5.5 pF
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	30 fF
Noise figure at optimum source admittance $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$ $G_S = 1.2\text{ mA}; -B_S = 5.7\text{ mS}; f = 200\text{ MHz}$	F	typ.	2.3 dB

### MECHANICAL DATA

Fig.1 TO-72.


Source and substrate connected to the case.



Dimensions in mm

**Pinning:**

- 1 = drain
- 2 = gate 2
- 3 = gate 1
- 4 = source



Accessories: 56246 (distance disc).

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current (DC or average)	$I_D$	max.	50 mA
Drain current (peak value)	$I_{DM}$	max.	100 mA
Gate 1-source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2-source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	300 mW
Storage temperature range	$T_{stg}$		-65 to + 175 $^\circ\text{C}$
Junction temperature	$T_j$	max.	175 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air	$R_{th\ j-a}$	=	500 K/W
--------------------------------------	---------------	---	---------

## STATIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$ 

## Gate cut-off currents

$\pm V_{G1-S} = 5\text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	max.	10 nA
$\pm V_{G1-S} = 5\text{ V}; V_{G2-S} = V_{DS} = 0; T_j = 150\text{ }^\circ\text{C}$	$\pm I_{G1-SS}$	max.	10 $\mu\text{A}$
$\pm V_{G2-S} = 5\text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	max.	10 nA
$\pm V_{G2-S} = 5\text{ V}; V_{G1-S} = V_{DS} = 0; T_j = 150\text{ }^\circ\text{C}$	$\pm I_{G2-SS}$	max.	10 $\mu\text{A}$

## Gate-source breakdown voltages

$\pm I_{G1-SS} = 0.1\text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$	6 to 20 V
$\pm I_{G2-SS} = 0.1\text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$	6 to 20 V

## Drain current

$V_{DS} = 10\text{ V}; V_{G1-S} = 0; +V_{G2-S} = 4\text{ V}$	$I_{DSS}$	20 to 55 mA
--	-----------	-------------

## Gate 1-source voltage

$I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$-V_{G1-SS}$	0.6 to 2.1 V
--	--------------	--------------

## Gate-source cut-off voltages

$I_D = 10\text{ } \mu\text{A}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$-V_{(P)G1-S}$	1.5 to 3.8 V
$I_D = 10\text{ } \mu\text{A}; V_{DS} = 10\text{ V}; V_{G1-S} = 0$	$-V_{(P)G2-S}$	1.5 to 3.4 V



## DYNAMIC CHARACTERISTICS

Measuring conditions (common source):  $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$ 



Transfer admittance at $f = 1\text{ kHz}$	$ y_{fs} $	min.	12 mS
		typ.	15 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$	$C_{ig1-s}$	typ.	5.5 pF
Feedback capacitance at $f = 1\text{ MHz}$	$C_{rs}$	typ.	30 fF
Output capacitance at $f = 1\text{ MHz}$	$C_{os}$	typ.	3.5 pF
Noise figure at optimum source admittance	F	typ.	1.9 dB
$G_S = 0.95\text{ mS}; -B_S = 5.0\text{ mS}; f = 100\text{ MHz}$	F	typ.	2.3 dB
$G_S = 1.20\text{ mS}; -B_S = 5.7\text{ mS}; f = 200\text{ MHz}$	F	max.	3.0 dB
Cross modulation at $f = 200\text{ MHz}$			
Wanted signal at $f_o = 197.5\text{ MHz}$			
Unwanted signal at $f_{int} = 202.5\text{ MHz}$			
Interference voltage at $g_1$ for $K = 1\%$	$V_{int}$	typ.	100 mV (note 1)

## Note

1. Cross modulation is defined here as the voltage at  $g_1$  of an unwanted signal with 80% modulation depth, giving 0.8% modulation depth on the wanted signal (a.m. definition).







circles of constant noise figure



DEVICE DATA  
VERTICAL D-MOS-FETs



**Philips Components**

Data sheet	
status	Preliminary specification
date of issue	February 1991

# BS107

## N-channel enhancement mode vertical D-MOS transistor


**FEATURES**

- Direct interface to C-MOS, TTL, etc.
- High speed switching
- No secondary breakdown

**DESCRIPTION**

N-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope and intended for use as a line current interruptor in telephone sets and for applications in relay, high speed and line transformer drivers.

**PIN CONFIGURATION**



**PINNING - TO-92 variant**

PIN	DESCRIPTION
1	source
2	gate
3	drain

**Note:** Other pinnings are available on request.

**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	drain-source voltage	200	V
$I_D$	drain current	150	mA
$R_{DS(on)}$	drain-source on-resistance	28	$\Omega$
$V_{GS(th)}$	gate threshold voltage	2.4	V

# N-channel enhancement mode vertical D-MOS transistor

BS107

## LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		-	200	V
$\pm V_{GSO}$	gate-source voltage	open drain	-	20	V
$I_D$	drain current	DC	-	150	mA
$I_{DM}$	drain current	peak	-	300	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^\circ\text{C}$	-	830	mW
$T_{stg}$	storage temperature range		-65	150	$^\circ\text{C}$
$T_j$	operating junction temperature		-	150	$^\circ\text{C}$

## THERMAL RESISTANCE

SYMBOL	PARAMETER	MAX.	UNIT
$R_{th\ j-a}$	from junction to ambient	150	K/W





# N-channel enhancement mode vertical D-MOS transistor

**BS107****CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0$ $I_D = 10\text{ }\mu\text{A}$	200	-	-	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 130\text{ V}$ $V_{GS} = 0$	-	-	30	nA
$I_{DSX}$	drain-source leakage current	$V_{DS} = 70\text{ V}$ $V_{GS} = 0.2\text{ V}$	-	-	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 15\text{ V}$ $V_{DS} = 0$	-	-	10	nA
$V_{GS(th)}$	gate threshold voltage	$I_D = 1\text{ mA}$ $V_{DS} = V_{GS}$	0.8	-	2.4	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 20\text{ mA}$ $V_{GS} = 2.6\text{ V}$	-	20	28	$\Omega$
$R_{DS(on)}$	drain-source on-resistance	$I_D = 150\text{ mA}$ $V_{GS} = 10\text{ V}$	-	14	-	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 250\text{ mA}$ $V_{DS} = 15\text{ V}$	90	180	-	mS
$C_{iss}$	input capacitance	$V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	50	65	pF
$C_{oss}$	output capacitance	$V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	16	25	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	4	10	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	switching-on time	$I_D = 250\text{ mA}$ $V_{DD} = 50\text{ V}$ $V_{GS} = 0\text{ to }10\text{ V}$	-	2	10	ns
$t_{off}$	switching-off time	$I_D = 250\text{ mA}$ $V_{DD} = 50\text{ V}$ $V_{GS} = 0\text{ to }10\text{ V}$	-	4	20	ns

# N-channel enhancement mode vertical D-MOS transistor

**BS107**





# N-channel enhancement mode vertical D-MOS transistor

**BS107**




Fig.6 Typical on-resistance as a function of drain current;  $T_j = 25^\circ C$ .




Fig.7 Typical capacitances as a function of drain-source voltage;  $V_{GS} = 0$ ;  $f = 1$  MHz;  $T_j = 25^\circ C$ .




Fig.8 Temperature coefficient of drain-source on-resistance;

$$k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25^\circ C; \text{ typical } R_{DS(on)} \text{ at } 150 \text{ mA}/10 \text{ V};$$

(1)  $I_D = 150$  mA;  $V_{GS} = 10$  V;  
 (2)  $I_D = 20$  mA;  $V_{GS} = 2.6$  V;





Fig.9 Temperature coefficient of gate-source threshold voltage;

$$k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25^\circ C; \text{ typical } V_{GS(th)} \text{ at } 1 \text{ mA.}}$$

# N-channel enhancement mode vertical D-MOS transistor


**BS107**



# N-channel enhancement mode vertical D-MOS transistor

**BS107**

## PACKAGE OUTLINE





## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in TO-92 variant envelope and designed for use as line current interrupter in telephone sets and for application in relay, high-speed and line-transformer drivers.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	250 mA
Total power dissipation up to $T_{case} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	0.6 W
Drain-source ON-resistance $I_D = 250\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	4.5 $\Omega$ 6.4 $\Omega$
Transfer admittance $I_D = 250\text{ mA}; V_{DS} = 25\text{ V}$	$ y_{fs} $	min. typ.	200 mS 350 mS


### MECHANICAL DATA

Dimensions in mm

Fig.1 TO-92

#### Pinning

- 1 = source  
2 = gate  
3 = drain



Note: Various pinnings are available.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	250 mA
Drain current (peak)	$I_{DM}$	max.	500 mA
Total power dissipation up to $T_{case} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	0.6 W
Storage temperature	$T_{stg}$		$-55$ to $+150\text{ }^\circ\text{C}$
Junction temperature	$T_j$	max.	$150\text{ }^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	125 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	$V_{(BR)DSS}$	min.	200 V
Drain-source leakage current $V_{DS} = 130\text{ V}; V_{GS} = 0$	$I_{DSS}$	max.	30 nA
Gate-source leakage current $V_{GS} = 15\text{ V}; V_{DS} = 0$	$I_{GSS}$	max.	10 nA
Gate threshold voltage $I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$V_{GS(th)}$	min. max.	1.0 V 3.0 V
Drain-source ON-resistance $I_D = 250\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	4.5 $\Omega$ 6.4 $\Omega$
$I_D = 100\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	4.2 $\Omega$ 6.0 $\Omega$
Transfer admittance $I_D = 250\text{ mA}; V_{DS} = 25\text{ V}$	$ y_{fs} $	min. typ.	200 mS 350 mS
Input capacitance at $f = 1\text{ MHz}$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{iss}$	typ.	45 pF
Output capacitance at $f = 1\text{ MHz}$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{oss}$	typ.	15 pF
Feedback capacitance at $f = 1\text{ MHz}$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{rss}$	typ.	3.5 pF
Switching times (see Figs 2 and 3) $I_D = 250\text{ mA}; V_{DD} = 50\text{ V}; V_{GS} = 0$ to $10\text{ V}$	$t_{on}$ $t_{off}$	typ. typ.	5 ns 15 ns

**Note**

1. Transistor mounted on printed circuit board, max. lead length 4 mm, mounting pad for collector lead min. 10 mm x 10 mm.




Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.





## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in TO-92 variant envelope and intended for use in relay, high-speed and line-transformer drivers.

### Features

- Low  $R_{DSon}$ .
- Direct interface to C-MOS, TTL, etc.
- High-speed switching.
- No secondary breakdown.

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	60 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	15 V
Drain current (DC)	$I_D$	max.	500 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	830 mW
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$
Drain-source ON-resistance $V_{GS} = 10\text{ V}; I_D = 200\text{ mA}$	$R_{DSon}$	max.	5 $\Omega$


### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.

#### Pinning:

- 1 = source  
2 = gate  
3 = drain



Note: Various pin configurations available.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	60 V
Drain-gate voltage	$V_{DG}$	max.	60 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	15 V
Drain current (DC) at $T_c = 25\text{ }^\circ\text{C}$	$I_D$	max.	500 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	830 mW
Storage temperature range	$T_{stg}$		-55 to +150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient	$R_{th\ j-a}$	=	150 K/W
--------------------------	---------------	---	---------

**CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $V_{GS} = 0$ ; $I_D = 100\text{ }\mu\text{A}$	$V_{(BR)DSS}$	min. typ.	60 V 90 V
Gate threshold voltage $V_{GS} = V_{DS}$ ; $I_D = 1\text{ mA}$	$V_{GS(th)}$	min. max.	0.8 V 3.0 V
Gate-source leakage current $V_{GS} = 15\text{ V}$ ; $V_{DS} = 0$	$I_{GSoff}$	max.	10 nA
Drain cut-off current $V_{DS} = 25\text{ V}$ ; $V_{GS} = 0$	$I_{DSS}$	max.	0.5 $\mu\text{A}$
Drain-source ON-resistance $V_{GS} = 10\text{ V}$ ; $I_D = 200\text{ mA}$	$R_{DSon}$	typ. max.	2.5 $\Omega$ 5.0 $\Omega$
Transfer admittance $V_{DS} = 10\text{ V}$ ; $I_D = 200\text{ mA}$ ;	$ Y_{fs} $	typ.	200 mS
Capacitances at $f = 1\text{ MHz}$ $V_{DS} = 10\text{ V}$ ; $V_{GS} = 0$	$C_{iss}$	typ. max.	25 pF 40 pF
	$C_{oss}$	typ. max.	22 pF 30 pF
	$C_{rss}$	typ. max.	6 pF 10 pF
Switching times at $I_D = 200\text{ mA}$ $I_D = 200\text{ mA}$ ; $V_{DD} = 50\text{ V}$ ;	$t_{on}$	typ. max.	4 ns 10 ns
$V_{GS} = 0$ to 10 V	$t_{off}$	typ. max.	4 ns 10 ns




Fig. 2 Switching times test circuit.




Fig. 3 Input and output waveforms.



**Philips Components**

<b>Data sheet</b>	
<b>status</b>	Product specification
<b>date of issue</b>	February 1991

# BS208

## P-channel enhancement mode vertical D-MOS transistor


**FEATURES**

- Direct interface to C-MOS
- High-speed switching
- No secondary breakdown.

**DESCRIPTION**

P-channel vertical D-MOS transistor in a TO-92 envelope and intended for use in relay, high-speed and line transformer drivers.

**PIN CONFIGURATION**



**PINNING - TO-92**

PIN	DESCRIPTION
1	source
2	gate
3	drain

**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{DS}$	drain-source voltage		-	-	200	V
$\pm V_{GS0}$	gate-source voltage	open drain	-	-	20	V
$-I_D$	drain current	DC	-	-	0.2	A
$P_{tot}$	total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$	-	-	0.83	W
$R_{DS(on)}$	drain-source on-resistance	$-V_{GS} = 10\text{ V}$ $-I_D = 200\text{ mA}$	-	10	14	$\Omega$
$ Y_{fs} $	transfer admittance	$-I_D = 200\text{ mA}$ $-V_{DS} = 25\text{ V}$	100	200	-	mS

# P-channel enhancement mode vertical D-MOS transistor

BS208

## LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$-V_{DS}$	drain-source voltage		-	200	V
$\pm V_{GSO}$	gate-source voltage	open drain	-	20	V
$-I_D$	drain current	DC	-	0.2	A
$-I_{DM}$	drain current	peak value	-	0.6	A
$P_{tot}$	total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$	-	0.83	W
$T_{stg}$	storage temperature range		-65	+150	$^\circ\text{C}$
$T_j$	junction temperature		-	150	$^\circ\text{C}$

## THERMAL RESISTANCE

SYMBOL	PARAMETER	MAX.	UNIT
$R_{thj-a}$	from junction to ambient	150	K/W




Fig.2 Power derating curve.

# P-channel enhancement mode vertical D-MOS transistor

## BS208



### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{(BR)DSS}$	drain-source breakdown voltage	$-V_{GS} = 0$ $-I_D = 10\text{ }\mu\text{A}$	200	-	-	V
$-I_{DSS}$	drain-source leakage current	$-V_{DS} = 130\text{ V}$ $V_{GS} = 0$	-	-	1	$\mu\text{A}$
$-I_{DSS}$	drain-source leakage current	$-V_{DS} = 70\text{ V}$ $-V_{GS} = 0.2\text{ V}$	-	-	25	$\mu\text{A}$
$-I_{GSS}$	gate-source leakage current	$-V_{GS} = 20\text{ V}$ $V_{DS} = 0$	-	-	100	nA
$-V_{GS(th)}$	gate-source threshold voltage	$V_{GS} = V_{DS}$ $-I_D = 1\text{ mA}$	0.8	-	2.8	V
$R_{DS(on)}$	drain-source on-resistance	$-V_{GS} = 10\text{ V}$ $-I_D = 200\text{ mA}$	-	-	14	$\Omega$
$ Y_{fs} $	transfer admittance	$-V_{DS} = 25\text{ V}$ $-I_D = 200\text{ mA}$	100	200	-	mS
$C_{iss}$	input capacitance	note 1	-	55	90	pF
$C_{oss}$	output capacitance	note 1	-	20	30	pF
$C_{rss}$	feedback capacitance	note 1	-	5	15	pF
$t_{on}$	turn-on time	note 2	-	5	10	ns
$t_{off}$	turn-off time	note 2	-	20	30	ns





### Notes

- Measured at  $f = 1\text{ MHz}$ ;  $-V_{DS} = 25\text{ V}$ ;  $V_{GS} = 0$ .
- $-V_{GS} = 0$  to  $10\text{ V}$ ;  $-I_D = 250\text{ mA}$ ;  $-V_{DD} = 50\text{ V}$ .



# P-channel enhancement mode vertical D-MOS transistor

**BS208**





# P-channel enhancement mode vertical D-MOS transistor

## BS208




Fig.9 Temperature coefficient of drain-source on-resistance;

$$k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25^\circ\text{C}}; \text{ typical } R_{DS(on)} \text{ at } 200 \text{ mA}/10 \text{ V};$$





Fig.10 Temperature coefficient of gate-source threshold voltage;

$$k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25^\circ\text{C}}; \text{ typical } V_{GS(th)} \text{ at } 1 \text{ mA}.$$

# P-channel enhancement mode vertical D-MOS transistor

**BS208**

## PACKAGE OUTLINE



## P-CHANNEL VERTICAL D-MOS TRANSISTOR

P-channel enhancement mode vertical D-MOS transistor in TO-92 variant envelope and intended for use in relay, high-speed and line-transformer drivers.

### Features

- Very low  $R_{DSon}$
- Direct interface to C-MOS
- High-speed switching
- No second breakdown

### QUICK REFERENCE DATA

Drain-source voltage	$-V_{DS}$	max.	45 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	20 V
Drain current (DC)	$-I_D$	max.	0.25 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	0.83 W
Drain-source ON-resistance $-I_D = 200\text{ mA}; -V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	9 $\Omega$ 14 $\Omega$
Transfer admittance at $f = 1\text{ kHz}$ $-I_D = 200\text{ mA}; -V_{DS} = 15\text{ V}$	$ y_{fs} $	typ.	125 mS


### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.

#### Pinning:

- 1 = source  
2 = gate  
3 = drain



Note: Various pinout configurations available.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$-V_{DS}$	max.	45 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	20 V
Drain current (DC)	$-I_D$	max.	0.25 A
Drain current (peak value)	$-I_{DM}$	max.	0.5 A
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$ (note 1)	$P_{tot}$	max.	0.83 W
Storage temperature range	$T_{stg}$		-65 to + 150 $^{\circ}\text{C}$
Junction temperature	$T_j$	max.	150 $^{\circ}\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{thj-a}$	=	150 K/W
-----------------------------------	-------------	---	---------

**CHARACTERISTICS** $T_j = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

Drain-source breakdown voltage $-I_D = 100\text{ }\mu\text{A}; V_{GS} = 0$	$-V_{(BR)DS}$	min.	45 V
Drain-source leakage current $-V_{DS} = 25\text{ V}; V_{GS} = 0$	$-I_{DSS}$	max.	0.5 $\mu\text{A}$
Gate-source leakage current $-V_{GS} = 15\text{ V}; V_{DS} = 0$	$-I_{GSS}$	max.	20 nA
Gate threshold voltage $-I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$-V_{GS(th)}$	min. max.	1.0 V 3.5 V
Drain-source ON-resistance $-I_D = 200\text{ mA}; -V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	9 $\Omega$ 14 $\Omega$
Transfer admittance at $f = 1\text{ kHz}$ $-I_D = 200\text{ mA}; -V_{DS} = 15\text{ V}$	$ y_{fs} $	typ.	125 mS
Input capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{is}$	typ. max.	30 pF 45 pF
Output capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{os}$	typ. max.	20 pF 30 pF
Feedback capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{rs}$	typ. max.	5 pF 10 pF
Switching times (see Figs 2 and 3) $-I_D = 200\text{ mA}; -V_D = 40\text{ V}; -V_{GS} = 0\text{ to }10\text{ V}$	$t_{on}$ $t_{off}$	typ.	4 ns 10 ns

**Note**

1. Transistor mounted on printed-circuit board, max. lead length 4 mm.




Fig. 2 Switching times test circuit.




Fig. 3 Input and output waveforms.



## Philips Components

Data sheet	
status	Product specification
date of issue	December 1990

# BSN204/BSN204A

## N-channel enhancement mode vertical D-MOS transistor

### FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a TO-92 envelope, intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

### PINNING - TO-92 (BSN204)

PIN	DESCRIPTION
1	source
2	gate
3	drain

### PINNING - TO-92 (BSN204A)

PIN	DESCRIPTION
1	gate
2	drain
3	source

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
$V_{DS}$	drain-source voltage		200	V
$I_D$	drain current	DC value	250	mA
$R_{DS(on)}$	drain-source on-resistance	$I_D = 100 \text{ mA}$ $V_{GS} = 2.8 \text{ V}$	8	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	1.8	V

### PIN CONFIGURATION




Fig.1 Simplified outline and symbol.

## N-channel enhancement mode vertical D-MOS transistor

## BSN204/BSN204A

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	200	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$I_D$	drain current	DC value	–	250	mA
$I_{DM}$	drain current	peak value	–	1	A
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$	–	1	W
$T_{slg}$	storage temperature range		–65	150	°C
$T_j$	junction temperature		–	150	°C

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	125	K/W

### Note

1. Device mounted on a printed-circuit board, maximum lead length 4 mm; mounting pad for the drain lead minimum 10 mm<sup>2</sup>.



# N-channel enhancement mode vertical D-MOS transistor

## BSN204/BSN204A

### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10\ \mu\text{A}$ $V_{GS} = 0$	200	–	–	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 160\ \text{V}$ $V_{GS} = 0$	–	–	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\ \text{V}$ $V_{DS} = 0$	–	–	100	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\ \text{mA}$ $V_{GS} = V_{DS}$	0.4	1	1.8	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 100\ \text{mA}$ $V_{GS} = 2.8\ \text{V}$	–	5	8	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 300\ \text{mA}$ $V_{DS} = 25\ \text{V}$	200	400	–	mS
$C_{iss}$	input capacitance	$V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	–	50	80	pF
$C_{oss}$	output capacitance	$V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	–	20	30	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	–	5	10	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$I_D = 250\ \text{mA}$ $V_{DD} = 50\ \text{V}$ $V_{GS} = 0\ \text{to}\ 10\ \text{V}$	–	5	10	ns
$t_{off}$	turn-off time	$I_D = 250\ \text{mA}$ $V_{DD} = 50\ \text{V}$ $V_{GS} = 0\ \text{to}\ 10\ \text{V}$	–	20	30	ns


**N-channel enhancement mode  
vertical D-MOS transistor****BSN204/BSN204A**

Fig.2 Switching time test circuit.





Fig.3 Input and output waveforms.

# N-channel enhancement mode vertical D-MOS transistor

## BSN204/BSN204A

### PACKAGE OUTLINE



Dimensions in mm.

Fig.4 TO-92.



## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope. Designed primarily as a line current interrupter in telephone sets, it can also be applied in other applications such as in relays, line and high speed transformer drivers etc.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown
- Low  $R_{DS\ on}$

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	300 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	1 W
Drain-source ON-resistance $I_D = 400\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DSon}$	typ.	4.5 $\Omega$
		max.	6 $\Omega$
Transfer admittance $I_D = 400\text{ mA}; V_{DS} = 25\text{ V}$	$ y_{fs} $	min.	200 mS
		typ.	350 mS

### MECHANICAL DATA

Dimensions in mm

Fig.1 TO-92 variant.


#### Pinning

##### BSN205

- 1 = gate
- 2 = drain
- 3 = source

##### BSN205A

- 1 = source
- 2 = gate
- 3 = drain



Note: various pinout configurations available.

7270994.4

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	300 mA
Drain current (peak)	$I_{DM}$	max.	1.2 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	125 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	$V_{(BR)DSS}$	min.	200 V
Drain-source leakage current $V_{DS} = 160\text{ V}; V_{GS} = 0$	$I_{DSS}$	max.	1 $\mu\text{A}$
Gate-source leakage current $V_{GS} = 20\text{ V}; V_{DS} = 0$	$I_{GSS}$	max.	100 nA
Gate threshold voltage $I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$V_{GS(th)}$	min. max.	0.8 V 2.8 V
Drain-source ON-resistance $I_D = 400\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	4 $\Omega$ 6 $\Omega$
Transfer admittance $I_D = 400\text{ mA}; V_{DS} = 25\text{ V}$	$ y_{fs} $	min. typ.	200 mS 350 mS
Input capacitance at $f = 1\text{ MHz}$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{iss}$	typ. max.	45 pF 60 pF
Output capacitance at $f = 1\text{ MHz}$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max.	15 pF 25 pF
Feedback capacitance at $f = 1\text{ MHz}$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max.	3.5 pF 10 pF
Switching times (see Figs 2 and 3) $I_D = 250\text{ mA}; V_{DD} = 50\text{ V}$ $V_{GS} = 0\text{ to }10\text{ V}$	$t_{on}$ $t_{off}$	typ. max. typ. max.	5 ns 10 ns 15 ns 20 ns

**Note**

1. Transistor mounted on printed-circuit board, max. lead length 4 mm, mounting pad for drain lead min. 10 mm x 10 mm.




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.





## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTORS

N-channel enhancement mode vertical D-MOS transistors in TO-92 variant envelope and designed for use as line current interrupters in telephone sets and for application in relay, high-speed and line-transformer drivers.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown
- Low  $R_{DS(on)}$

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	250 V
Drain current (DC)	$I_D$	max.	300 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	1 W
Drain-source on-resistance $I_D = 300\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DS(on)}$	typ.	5.0 $\Omega$
		max.	7.0 $\Omega$
Gate-source threshold voltage	$V_{GS(th)}$	max.	2 V


### MECHANICAL DATA

Dimensions in mm

Fig.1 TO-92 variant.




#### Pinning (BSN254)

- 1 = gate
- 2 = drain
- 3 = source



#### Pinning (BSN254A)

- 1 = source
- 2 = gate
- 3 = drain



Note: Various pinnings are available on request.

7270994.4

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	250 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	300 mA
Drain current (peak)	$I_{DM}$	max.	1.2 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		-65 to +150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	125 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $I_D = 10\ \mu\text{A}; V_{GS} = 0$	$V_{(BR)DSS}$	min.	250 V
Drain-source leakage current $V_{DS} = 200\text{ V}; V_{GS} = 0$	$I_{DSS}$	max.	1 $\mu\text{A}$
Gate-source leakage current $\pm V_{GS} = 20\text{ V}; V_{DS} = 0$	$\pm I_{GSS}$	max.	100 nA
Gate threshold voltage $I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$V_{GS(th)}$	min. max.	0.8 V 2.0 V
Drain-source on-resistance $I_D = 300\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DS(on)}$	typ.	5.0 $\Omega$
$I_D = 20\text{ mA}; V_{GS} = 2.4\text{ V}$	$R_{DS(on)}$	max.	7.0 $\Omega$ 10 $\Omega$
Transfer admittance $I_D = 300\text{ mA}; V_{DS} = 25\text{ V}$	$ Y_{fs} $	min. typ.	200 mS 400 mS
Input capacitance at $f = 1\text{ MHz}$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{iss}$	typ. max.	65 pF 90 pF
Output capacitance at $f = 1\text{ MHz}$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max.	20 pF 30 pF
Feedback capacitance at $f = 1\text{ MHz}$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max.	5 pF 15 pF
Switching times (see Figs 2 and 3) $I_D = 250\text{ mA}; V_{DD} = 50\text{ V}; V_{GS} = 0\text{ to }10\text{ V}$	$t_{on}$	typ. max.	5 ns 10 ns
	$t_{off}$	typ. max.	20 ns 30 ns

**Note**

1. Device mounted on printed-circuit board, max. lead length 4 mm, mounting pad for drain lead min. 10 mm x 10 mm.




Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.




Fig.4 Power derating curve.




Fig.5 Output characteristics;  $T_j = 25^\circ\text{C}$ ; typical values.




Fig.6 Transfer characteristic;  $V_{DS} = 10\text{ V}$ ;  $T_j = 25^\circ\text{C}$ ; typical value.




Fig.7 On-resistance as a function of drain current;  $T_j = 25^\circ\text{C}$ ; typical values.




Fig.8 Capacitances as a function of drain-source voltage;  $V_{GS} = 0$ ;  $f = 1\text{ MHz}$ ;  $T_j = 25^\circ\text{C}$ ; typical values.




Fig.9  $k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25^\circ\text{C}}$ ;  $V_{GS(th)}$  at 1 mA; typical values.




Fig.10  $k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25^\circ\text{C}}$ ; typical values.

## Philips Components

Data sheet	
status	Preliminary specification
date of issue	October 1990

# BSN274/BSN274A

## N-channel enhancement mode vertical D-MOS transistor

### FEATURES

- Direct interface to C-MOS, TTL, etc., due to low threshold voltage
- High speed switching
- No secondary breakdown

### DESCRIPTION

Silicon n-channel enhancement mode vertical D-MOS transistor in TO-92 variant envelope and intended for use as a line current interruptor in telephone sets and for applications in relay, high speed and line transformer drivers.


### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	drain-source voltage	270	V
$I_D$	drain current (DC)	250	mA
$R_{DS(on)}$	drain-source on-resistance	8	$\Omega$
$V_{GS(th)}$	threshold voltage	2	V


# N-channel enhancement mode vertical D-MOS transistor

## BSN274/BSN274A

### MECHANICAL DATA



### PIN CONFIGURATION



### PINNING (BSN274)

PIN	DESCRIPTION
1	gate
2	drain
3	source

### PINNING (BSN274A)

PIN	DESCRIPTION
1	source
2	gate
3	drain

Note: Other pinnings are available on request.

# N-channel enhancement mode vertical D-MOS transistor

## BSN274/BSN274A

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		-	270	V
$\pm V_{GSO}$	gate-source voltage	open drain	-	20	V
$I_D$	drain current	DC	-	250	mA
$I_{DM}$	drain current	peak	-	1	A
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^{\circ}\text{C}$ (note 1)	-	1	W
$T_{stg}$	storage temperature range		-65	150	$^{\circ}\text{C}$
$T_j$	operating junction temperature		-	150	$^{\circ}\text{C}$

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	125	K/W

### Notes

1. Transistor mounted on printed circuit board, maximum lead length 4 mm, mounting pad for drain leads minimum 10 mm x 10 mm.

# N-channel enhancement mode vertical D-MOS transistor

## BSN274/BSN274A

### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0$ $I_D = 10\ \mu\text{A}$	270	-	-	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 220\ \text{V}$ $V_{GS} = 0$	-	-	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\ \text{V}$ $V_{DS} = 0$	-	-	100	nA
$V_{GS(th)}$	gate threshold voltage	$I_D = 1\ \text{mA}$ $V_{DS} = V_{GS}$	0.8	-	2	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 250\ \text{mA}$ $V_{GS} = 10\ \text{V}$	-	6.5	8	$\Omega$
$R_{DS(on)}$	drain-source on-resistance	$I_D = 20\ \text{mA}$ $V_{GS} = 2.4\ \text{V}$	-	9	14	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 250\ \text{mA}$ $V_{DS} = 25\ \text{V}$	200	400	-	mS
$C_{iss}$	input capacitance	$V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	-	65	90	pF
$C_{oss}$	output capacitance	$V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	-	20	30	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	-	5	15	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	switching-on time	$I_D = 250\ \text{mA}$ $V_{DD} = 50\ \text{V}$ $V_{GS} = 0\ \text{to}\ 10\ \text{V}$	-	5	10	ns
$t_{off}$	switching-off time	$I_D = 250\ \text{mA}$ $V_{DD} = 50\ \text{V}$ $V_{GS} = 0\ \text{to}\ 10\ \text{V}$	-	20	30	ns



**N-channel enhancement mode vertical  
D-MOS transistor**

**BSN274/BSN274A**




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.



Data sheet	
status	Product specification
date of issue	November 1990

# BSP103/BSP105/BSP109

## N-channel enhancement mode vertical D-MOS transistors

### FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown
- Low  $R_{DS(on)}$

### DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope, designed for application as low power, high frequency inverters and line drivers.

### PINNING - SOT223

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain


### MARKING CODES

BSP103: BSP103  
 BSP105: BSP105  
 BSP109: BSP109

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
$V_{DS}$	drain-source voltage		35	V
	BSP103		60	V
	BSP105 BSP109		90	V
$I_D$	drain current	DC value	700	mA
	BSP103		500	mA
	BSP105 BSP109		450	mA
$R_{DS(on)}$	drain-source on-resistance	$I_D = 1\text{ A}$ $V_{GS} = 10\text{ V}$	1.8	$\Omega$
	BSP103		3	$\Omega$
	BSP105 BSP109		4	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\text{ mA}$ $V_{GS} = V_{DS}$	2	V

### PIN CONFIGURATION



## N-channel enhancement mode vertical D-MOS transistors

## BSP103/BSP105/BSP109

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage				
	BSP103		–	35	V
	BSP105		–	60	V
	BSP109		–	90	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	30	V
$I_D$	drain current	DC value			
	BSP103		–	700	mA
	BSP105		–	500	mA
	BSP109		–	450	mA
$I_{DM}$	drain current	peak value	–	1	A
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^\circ\text{C}$	–	1.5	W
$T_{stg}$	storage temperature range		–65	150	$^\circ\text{C}$
$T_j$	junction temperature		–	150	$^\circ\text{C}$

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	83.3	K/W

### Note

1. Device mounted on an epoxy printed-circuit board,  
40 mm x 40 mm x 1.5 mm; mounting pad for the drain lead minimum  
6 mm<sup>2</sup>.

## N-channel enhancement mode vertical D-MOS transistors

## BSP103/BSP105/BSP109



### CHARACTERISTICS

$T_J = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10\text{ }\mu\text{A}$ $V_{GS} = 0$				
	BSP103		35	–	–	V
	BSP105		60	–	–	V
	BSP109		90	–	–	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = V_{DS\text{ max.}}$ $V_{GS} = 0$	–	–	10	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 15\text{ V}$ $V_{DS} = 0$	–	–	100	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\text{ mA}$ $V_{GS} = V_{DS}$	0.8	–	2	V
$I_{D(on)}$	on-state drain current	$V_{DS} = 25\text{ V}$ $V_{GS} = 10\text{ V}$	1	2	–	A
$R_{DS(on)}$	drain-source on-resistance	$I_D = 300\text{ mA}$ $V_{GS} = 5\text{ V}$				
	BSP103		–	1.5	5	$\Omega$
	BSP105		–	1.8	5	$\Omega$
	BSP109		–	2.4	5.3	$\Omega$
		$I_D = 1\text{ A}$ $V_{GS} = 10\text{ V}$				
	BSP103		–	0.9	1.8	$\Omega$
	BSP105		–	1.4	3	$\Omega$
	BSP109		–	1.9	4	$\Omega$
$ y_{fs} $	transfer admittance	$I_D = 500\text{ mA}$ $V_{DS} = 25\text{ V}$	170	–	–	mS
$C_{iss}$	input capacitance	$V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	–	60	pF
$C_{oss}$	output capacitance	$V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$				
	BSP103		–	–	50	pF
	BSP105		–	–	40	pF
	BSP109		–	–	40	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	–	15	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$I_D = 500\text{ mA}$ $V_{DD} = 25\text{ V}$ $V_{GS} = 0\text{ to }10\text{ V}$	–	–	10	ns

**N-channel enhancement mode  
vertical D-MOS transistors**


**BSP103/BSP105/BSP109**



**N-channel enhancement mode  
vertical D-MOS transistors**

**BSP103/BSP105/BSP109**

**PACKAGE OUTLINE**







Data sheet	
status	Product specification
date of issue	October 1990

# BSP106

## N-channel enhancement mode vertical D-MOS transistor

### FEATURES

- Very low  $R_{DS(on)}$
- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope and intended for use in relay, high-speed and line transformer drivers.


### PINNING - SOT223

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
$V_{DS}$	drain-source voltage	–	60	V
$I_D$	drain current	DC value	425	mA
$R_{DS(on)}$	drain-source on-resistance	$I_D = 200 \text{ mA}$ $V_{GS} = 10 \text{ V}$	4	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	3	V

### PIN CONFIGURATION



# N-channel enhancement mode vertical D-MOS transistor

## BSP106

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	60	V
$V_{DG}$	drain-gate voltage		–	60	V
$\pm V_{GSO}$	gate-source voltage		–	20	V
$I_D$	drain current	DC value	–	425	mA
$I_{DM}$	drain current	peak value	–	850	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$ (note 1)	–	1.5	W
$T_{stg}$	storage temperature range		–55	150	°C
$T_j$	junction temperature		–	150	°C

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	83.3	K/W

### Note

1. Device mounted on an epoxy printed-circuit board 40 x 40 x 1.5 mm;  
mounting pad for the drain lead minimum 6 cm<sup>2</sup>.

# N-channel enhancement mode vertical D-MOS transistor

## BSP106





### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10\text{ }\mu\text{A}$ $V_{GS} = 0$	60	90	–	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 48\text{ V}$ $V_{GS} = 0$	–	–	1	$\mu\text{A}$
		$V_{DS} = 25\text{ V}$ $V_{GS} = 0$	–	–	0.5	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$V_{DS} = 0$ $\pm V_{GS} = 15\text{ V}$	–	–	10	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\text{ mA}$ $V_{GS} = V_{DS}$	0.8	–	3	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 200\text{ mA}$ $V_{GS} = 10\text{ V}$	–	2.5	4	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 200\text{ mA}$ $V_{DS} = 10\text{ V}$	100	200	–	mS
$C_{iss}$	input capacitance	$V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	25	40	pF
$C_{oss}$	output capacitance	$V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	22	30	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	6	10	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$I_D = 200\text{ mA}$ $V_{DD} = 50\text{ V}$ $V_{GS} = 0\text{ to }10\text{ V}$	–	2	5	ns
$t_{off}$	turn-off time	$I_D = 200\text{ mA}$ $V_{DD} = 50\text{ V}$ $V_{GS} = 0\text{ to }10$	–	10	15	ns





# N-channel enhancement mode vertical D-MOS transistor

**BSP106**



# N-channel enhancement mode vertical D-MOS transistor

**BSP106**



# N-channel enhancement mode vertical D-MOS transistor

## BSP106





Fig.10 Temperature coefficient of gate-source  
threshold voltage;  $k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25^\circ\text{C}}$ ; typical  
 $V_{GS(th)}$  at 1 mA.

# N-channel enhancement mode vertical D-MOS transistor

## BSP106

### PACKAGE OUTLINE



Dimensions in mm.

**Marking code:** BSP106.

Fig.11 SOT223.





Data sheet	
status	Preliminary specification
date of issue	October 1990

# BSP107

## N-channel enhancement mode vertical D-MOS transistor


### FEATURES

- Direct interface to C-MOS, TTL, etc., due to low threshold voltage
- High speed switching
- No secondary breakdown

### DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope and intended for use as a line current interruptor in telephone sets and for applications in relay, high speed and line transformer driver switching.

### PIN CONFIGURATION



### PINNING

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	drain-source voltage	200	V
$I_D$	drain current	200	mA
$R_{DS(on)}$	drain-source on-resistance	28	$\Omega$
$V_{GS(th)}$	gate threshold voltage	2.4	V

# N-channel enhancement mode vertical D-MOS transistor

**BSP107**
**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		-	200	V
$\pm V_{GSO}$	gate-source voltage	open drain	-	20	V
$I_D$	drain current	DC	-	200	mA
$I_{DM}$	drain current	peak	-	350	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$	-	1.5	W
$T_{stg}$	storage temperature range		-65	150	°C
$T_j$	operating junction temperature		-	150	°C

**THERMAL RESISTANCE**

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	83.3	K/W

**Notes**

1. Device mounted on an epoxy printed circuit board, 40 mm x 40 mm x 1.5 mm. Mounting pad for the drain lead minimum 6 cm<sup>2</sup>.

# N-channel enhancement mode vertical D-MOS transistor

## BSP107





### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0$ $I_D = 10\ \mu\text{A}$	200	-	-	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 130\ \text{V}$ $V_{GS} = 0$	-	-	30	nA
$I_{DSX}$	drain-source leakage current	$V_{DS} = 70\ \text{V}$ $V_{GS} = 0.2\ \text{V}$	-	-	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 15\ \text{V}$ $V_{DS} = 0$	-	-	10	nA
$V_{GS(th)}$	gate threshold voltage	$I_D = 1\ \text{mA}$ $V_{DS} = V_{GS}$	0.8	-	2.4	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 20\ \text{mA}$ $V_{GS} = 2.6\ \text{V}$	-	20	28	$\Omega$
$R_{DS(on)}$	drain-source on-resistance	$I_D = 150\ \text{mA}$ $V_{GS} = 10\ \text{V}$	-	14	-	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 250\ \text{mA}$ $V_{DS} = 15\ \text{V}$	90	180	-	mS
$C_{iss}$	input capacitance	$V_{DS} = 10\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	-	50	65	pF
$C_{oss}$	output capacitance	$V_{DS} = 10\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	-	16	25	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 10\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	-	4	10	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	switching-on time	$I_D = 250\ \text{mA}$ $V_{DD} = 50\ \text{V}$ $V_{GS} = 0 - 10\ \text{V}$	-	2	10	ns
$t_{off}$	switching-off time	$I_D = 250\ \text{mA}$ $V_{DD} = 50\ \text{V}$ $V_{GS} = 0 - 10\ \text{V}$	-	5	20	ns





# N-channel enhancement mode vertical D-MOS transistor

**BSP107**



# N-channel enhancement mode vertical D-MOS transistor

**BSP107**



# N-channel enhancement mode vertical D-MOS transistor

**BSP107**




Fig.10 Power derating curve.







## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope and intended for use in relay, high-speed and line-transformer drivers.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	80 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	500 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	1.5 W
Drain-source ON-resistance $I_D = 500\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DS(on)}$	typ.	2.0 $\Omega$
		max.	3.0 $\Omega$
Transfer admittance $I_D = 500\text{ mA}; V_{DS} = 15\text{ V}$	$ y_{fs} $	min.	150 mS
		typ.	300 mS

### MECHANICAL DATA

Dimensions in mm


Marking code

Fig.1 SOT223.

BSP108

### Pinning

- 1 = gate
- 2 = drain
- 3 = source
- 4 = drain



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	80 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	500 mA
Drain current (peak)	$I_{DM}$	max.	1.0 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1.5 W
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{thj-a}$	=	83.3 K/W
-----------------------------------	-------------	---	----------

**CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	$V_{(BR)DSS}$	min.	80 V
Gate threshold voltage $I_D = 1\text{ mA}; V_{GS} = V_{DS}$	$V_{GS(th)}$	min. max.	1.5 V 3.5 V
Gate-source leakage current $\pm V_{GS} = 20\text{ V}; V_{DS} = 0$	$I_{GSS}$	max.	100 nA
Drain-source leakage current $V_{DS} = 60\text{ V}; V_{GS} = 0$	$I_{DSS}$	max.	1.0 $\mu\text{A}$
Drain-source ON-resistance $I_D = 500\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DS\ on}$	typ. max.	2.0 $\Omega$ 3.0 $\Omega$
Transfer admittance $I_D = 500\text{ mA}; V_{DS} = 15\text{ V}$	$ y_{fs} $	min. typ.	150 mS 300 mS
Input capacitance at $f = 1\text{ MHz};$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{iss}$	typ. max.	45 pF 60 pF
Output capacitance at $f = 1\text{ MHz};$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max.	30 pF 45 pF
Feedback capacitance at $f = 1\text{ MHz};$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max.	8 pF 12 pF
Switching times (see Figs 2 and 3) $I_D = 500\text{ mA}; V_{DD} = 50\text{ V}$ $V_{GS} = 0\text{ to }10\text{ V}$	$t_{on}$	typ. max.	4 ns 8 ns
	$t_{off}$	typ. max.	10 ns 15 ns

**Note**

1. Device mounted on an epoxy printed-circuit board 40 mm x 40 mm x 1.5 mm; mounting pad for the collector lead min. 6 cm<sup>2</sup>.




Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.




Fig.4  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.5  $T_j = 25\text{ }^\circ\text{C}$ ; typical values at  $V_{DS} = 10\text{ V}$ .




Fig.6  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.7 Power derating curve.




Fig.8  $k = \frac{R_{DS\ on\ at\ T_j}}{R_{DS\ on\ at\ 25\ ^\circ C}}$ ; typ. values at 500 mA/10 V.




Fig.9  $k = \frac{V_{GS(th)\ at\ T_j}}{V_{GS(th)\ at\ 25\ ^\circ C}}$ ; V<sub>GS(th)</sub> at 1 mA; typical values.




Fig.10 T<sub>j</sub> = 25 °C; V<sub>GS</sub> = 0; f = 1 MHz; typical values.

## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope and designed for use in telephone ringer circuits and for application with relay, high-speed and line transformer drivers.

**Features**

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown

**QUICK REFERENCE DATA**


Drain-source voltage	$V_{DS}$	max.	80 V
Drain-source voltage (non-repetitive peak; $t_p \leq 2$ ms)	$V_{DS(SM)}$	max.	100 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	325 mA
Total power dissipation up to $T_{amb} = 25$ °C	$P_{tot}$	max.	1.5 W
Drain-source ON-resistance $I_D = 200$ mA; $V_{GS} = 10$ V	$R_{DS(on)}$	typ. max.	4.5 $\Omega$ 7 $\Omega$
Transfer admittance $I_D = 200$ mA; $V_{DS} = 15$ V	$ Y_{fs} $	min. typ.	75 mS 150 mS

**MECHANICAL DATA**

Fig.1 SOT223.

**Pinning**


- 1 = gate
- 2 = drain
- 3 = source
- 4 = drain



**Dimensions in mm**

**Marking code**

BSP110



7225065

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	80 V
Drain-source voltage (non-repetitive peak; $t_p \leq 2$ ms)	$V_{DS(SM)}$	max.	100 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	325 mA
Drain current (peak)	$I_{DM}$	max.	650 mA
Total power dissipation up to $T_{amb} = 25$ °C (note 1)	$P_{tot}$	max.	1.5 W
Storage temperature range	$T_{stg}$		-65 to + 150 °C
Junction temperature	$T_j$	max.	150 °C

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	83.3 K/W
-----------------------------------	---------------	---	----------

**CHARACTERISTICS** $T_j = 25$  °C unless otherwise specified

Drain-source breakdown voltage $I_D = 10$ $\mu$ A; $V_{GS} = 0$	$V_{(BR)DSS}$	min.	80 V
Drain-source leakage current $V_{DS} = 60$ V; $V_{GS} = 0$	$I_{DSS}$	max.	1.0 $\mu$ A
Gate-source leakage current $V_{GS} = 20$ V; $V_{DS} = 0$	$I_{GSS}$	max.	100 nA
Gate threshold voltage $I_D = 1$ mA; $V_{DS} = V_{GS}$	$I_{GS(th)}$	min. max.	0.8 V 2.8 V
Drain-source ON-resistance (see Fig.4) $I_D = 150$ mA; $V_{GS} = 5$ V	$R_{DSon}$	typ. max.	7 $\Omega$ 10 $\Omega$
$I_D = 200$ mA; $V_{GS} = 10$ V	$R_{DSon}$	typ. max.	4.5 $\Omega$ 7 $\Omega$
Transfer admittance $I_D = 200$ mA; $V_{DS} = 5$ V	$ Y_{fs} $	min. typ.	75 mS 150 mS
Input capacitance at $f = 1$ MHz; $V_{DS} = 10$ V; $V_{GS} = 0$	$C_{iss}$	typ. max.	15 pF 30 pF
Output capacitance at $f = 1$ MHz; $V_{DS} = 10$ V; $V_{GS} = 0$	$C_{oss}$	typ. max.	13 pF 20 pF

**Note**

1. Device mounted on an epoxy printed-circuit board 40 mm x 40 mm x 1.5 mm; mounting pad for the drain lead min. 6 cm<sup>2</sup>.

Feedback capacitance at  $f = 1 \text{ MHz}$ ;  
 $V_{DS} = 10 \text{ V}$ ;  $V_{GS} = 0$

Switching times (see Figs 2 and 3)  
 $I_D = 200 \text{ mA}$ ;  $V_{DD} = 50 \text{ V}$ ;  
 $V_{GS} = 0 \text{ to } 10 \text{ V}$

$C_{rss}$	typ.	3 pF
	max.	6 pF
$t_{on}$	typ.	2 ns
	max.	5 ns
$t_{off}$	typ.	5 ns
	max.	10 ns




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.




Fig.4  $T_j = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig.5  $T_j = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig.6  $T_j = 25^\circ C$ ; typical values.




Fig.7 Power derating curve.




Fig.8  $k = \frac{R_{DSon} \text{ at } T_j}{R_{DSon} \text{ at } 25^\circ C}$ ;  
typical values at 150 mA/5 V.




Fig.9  $k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25^\circ C}$ ;  
 $V_{GS(th)}$  at 1 mA; typical values.




Fig.10  $T_j = 25^\circ C$ ;  $V_{GS} = 0$ ;  
 $f = 1 \text{ MHz}$ ; typical values.





**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	250 mA
Drain current (peak)	$I_{DM}$	max.	800 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1.5 W
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	83.3 K/W
-----------------------------------	---------------	---	----------

**CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	$V_{(BR)DSS}$	min.	200 V
Drain-source leakage current $V_{DS} = 160\text{ V}; V_{GS} = 0$	$I_{DSS}$	max.	1.0 $\mu\text{A}$
Gate-source leakage current $V_{GS} = 20\text{ V}; V_{DS} = 0$	$I_{GSS}$	max.	100 nA
Drain-source ON-resistance (see Fig.4) $I_D = 250\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	7 $\Omega$ 12 $\Omega$
Gate threshold voltage $I_D = 1\text{ mA}; V_{GS} = V_{DS}$	$V_{GS(th)}$	min. max.	0.8 V 2.8 V
Transfer admittance $I_D = 250\text{ mA}; V_{DS} = 15\text{ V}$	$ Y_{fs} $	min. typ.	125 mS 250 mS
Input capacitance at $f = 1\text{ MHz};$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{iss}$	typ. max.	45 pF 65 pF
Output capacitance at $f = 1\text{ MHz};$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max.	20 pF 30 pF
Feedback capacitance at $f = 1\text{ MHz};$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max.	5 pF 10 pF

**Note**

1. Device mounted on an epoxy printed-circuit board 40 mm x 40 mm x 1.5 mm; mounting pad for the drain lead min. 6 cm<sup>2</sup>.

Switching times (see Figs 2 and 3)

$I_D = 250 \text{ mA}$ ;  $V_{DD} = 50 \text{ V}$ ;

$V_{GS} = 0 \text{ to } 10 \text{ V}$

$t_{on}$	typ.	3 ns
	max.	6 ns
$t_{off}$	typ.	15 ns
	max.	20 ns




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.




Fig.4  $T_j = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig.5  $T_j = 25 \text{ }^\circ\text{C}$ ;  $V_{DS} = 10 \text{ V}$ ; typical values.




Fig.6  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.7 Power derating curve.




Fig.8  $k = \frac{R_{DSon} \text{ at } T_j}{R_{DSon} \text{ at } 25\text{ }^\circ\text{C}}$ ; at 250 mA/10 V; typical values.




Fig.9  $k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25\text{ }^\circ\text{C}}$ ;  $V_{GS(th)}$  at 1 mA; typical values.




Fig.10  $T_j = 25\text{ }^\circ\text{C}$ ;  $V_{GS} = 0$ ;  $f = 1\text{ MHz}$ ; typical values.

## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope and designed for use as a line current interrupter in telephone sets and for application in relay, high-speed and line-transformer drivers.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown

### QUICK REFERENCE DATA

Drain source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	350 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	1.5 W
Drain-source on-resistance $I_D = 400\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DS(on)}$	typ. max.	4.5 $\Omega$ 6.0 $\Omega$
Transfer admittance $I_D = 400\text{ mA}; V_{DS} = 25\text{ V}$	$ Y_{fs} $	min. typ.	200 mS 350 mS


### MECHANICAL DATA

Dimensions in mm

Fig.1 SOT223.

#### Pinning:

- 1 = gate
- 2 = drain
- 3 = source
- 4 = drain



7225065

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	350 mA
Drain current (peak)	$I_{DM}$	max.	1.2 A
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$ (note 1)	$P_{tot}$	max.	1.5 W
Storage temperature range	$T_{stg}$		-65 to +150 $^{\circ}\text{C}$
Junction temperature	$T_j$	max.	150 $^{\circ}\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{thj-a}$	=	83.3 K/W
-----------------------------------	-------------	---	----------

**CHARACTERISTICS** $T_j = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

Drain-source breakdown voltage $I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	$V_{(BR)DSS}$	min.	200 V
Drain-source leakage current $V_{DS} = 160\text{ V}; V_{GS} = 0$ $V_{DS} = 60\text{ V}; V_{GS} = 0$	$I_{DSS}$	max.	1.0 $\mu\text{A}$
Gate-source leakage current $\pm V_{GS} = 20\text{ V}; V_{DS} = 0$	$\pm I_{GSS}$	max.	100 nA
Gate threshold voltage $I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$V_{GS(th)}$	min. max.	0.8 V 2.8 V
Drain-source on-resistance $I_D = 400\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DS(on)}$	typ. max.	4.5 $\Omega$ 6.0 $\Omega$
Transfer admittance $I_D = 400\text{ mA}; V_{DS} = 25\text{ V}$	$ Y_{fs} $	min. typ.	200 mS 350 mS
Input capacitance at $f = 1\text{ MHz}$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{iss}$	typ. max.	45 pF 60 pF
Output capacitance at $f = 1\text{ MHz}$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max.	15 pF 25 pF
Feedback capacitance at $f = 1\text{ MHz}$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max.	3.5 pF 10 pF

**Note**

1. Device mounted on an epoxy printed-circuit board 40 mm x 40 mm x 1.5 mm; mounting pad for the drain lead min. 6 cm<sup>2</sup>.

Switching times (see Figs 2 and 3)  
 $I_D = 250 \text{ mA}$ ;  $V_{DD} = 50 \text{ V}$ ;  $V_{GS} = 0 \text{ to } 10 \text{ V}$

$t_{on}$	typ.	5 ns
	max.	10 ns
$t_{off}$	typ.	15 ns
	max.	20 ns




Fig.2 Switching time test circuit




Fig.3 Input and output waveforms.




Fig.4 Power derating curve.




Fig.5 Output characteristic;  
 $T_j = 25 \text{ }^\circ\text{C}$ ; typical value.




Fig.6 Transfer characteristic;  
 $V_{DS} = 10\text{ V}$ ;  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.7 Capacitance as a function of  
 drain-source voltage;  $V_{GS} = 0$ ;  
 $f = 1\text{ MHz}$ ;  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.8  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.9  $k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25\text{ }^\circ\text{C}}$ ;  $V_{GS(th)}$   
 at 1 mA; typical values.






Fig.10  $k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25^\circ\text{C}}$ ; at 400 mA/10V;  
typical values.



## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope and designed for use as a line interrupter in telephone sets and for application in relay, high-speed and line-transformer drivers.

**Features**

- Direct interface to C-MOS, TTL, etc.
- High-speed switching.
- No secondary breakdown.

**QUICK REFERENCE DATA**

Drain-source voltage	$V_{DS}$	max.	250 V
Drain current (DC)	$I_D$	max.	350 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	1.5 W
Drain-source on-resistance $I_D = 300\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DS(on)}$	typ. max.	5.0 $\Omega$ 7.0 $\Omega$
Gate-source threshold voltage	$V_{GS(th)}$	max.	2 V

**MECHANICAL DATA**

Fig.1 SOT223.


Dimensions in mm

Marking code

BSP126

**Pinning**

- 1 = gate
- 2 = drain
- 3 = source
- 4 = drain



7225065

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	250 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	350 mA
Drain current (peak)	$I_{DM}$	max.	1.2 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1.5 W
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	83.3 K/W
-----------------------------------	---------------	---	----------

**CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $I_D = 10\ \mu\text{A}; V_{GS} = 0$	$V_{(BR)DSS}$	min.	250 V
Drain-source leakage current $V_{DS} = 200\text{ V}; V_{GS} = 0$	$I_{DSS}$	max.	1.0 $\mu\text{A}$
Gate-source leakage current $\pm V_{GS} = 20\text{ V}; V_{DS} = 0$	$\pm I_{GSS}$	max.	100 nA
Gate threshold voltage $I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$V_{GS(th)}$	min. max.	0.8 V 2.0 V
Drain-source on-resistance $I_D = 300\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DS(on)}$	typ. max.	5.0 $\Omega$ 7.0 $\Omega$
$I_D = 20\text{ mA}; V_{GS} = 2.4\text{ V}$	$R_{DS(on)}$	max.	10 $\Omega$
Transfer admittance $I_D = 300\text{ mA}; V_{DS} = 25\text{ V}$	$ Y_{fs} $	min. typ.	200 mS 400 mS
Input capacitance at $f = 1\text{ MHz};$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{iss}$	typ. max.	65 pF 90 pF
Output capacitance at $f = 1\text{ MHz};$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max.	20 pF 30 pF
Feedback capacitance at $f = 1\text{ MHz};$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max.	5 pF 15 pF

**Note**

1. Device mounted on an epoxy printed-circuit board 40 mm x 40 mm x 1.5 mm; mounting pad for the drain lead min. 6 cm<sup>2</sup>.

Switching times (see Figs 2 and 3)  
 $I_D = 250 \text{ mA}$ ;  $V_{DD} = 50 \text{ V}$ ;  
 $V_{GS} = 0 \text{ to } 10 \text{ V}$

$t_{on}$	typ.	5 ns
	max.	10 ns
$t_{off}$	typ.	20 ns
	max.	30 ns




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.




Fig.4 Power derating curve.




Fig.5 Output characteristics;  $T_j = 25 \text{ }^\circ\text{C}$ ;  
 typical values.




Fig.6 Transfer characteristic;  $V_{DS} = 10\text{ V}$ ;  $T_j = 25\text{ }^\circ\text{C}$ ; typical value.




Fig.7 On-resistance as a function of drain current;  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.8  $k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25\text{ }^\circ\text{C}}$ ; typical values.




Fig.9  $k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25\text{ }^\circ\text{C}}$ ;  $V_{GS(th)}$  at 1 mA; typical values.




Fig.10 Capacitances as a function of drain-source voltage;  $V_{GS} = 0$ ;  $f = 1$  MHz;  $T_j = 25$  °C; typical values.





## Philips Components

Data sheet	
status	Product specification
date of issue	November 1990

# BSP204/BSP204A

## P-channel enhancement mode vertical D-MOS transistor

### FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### DESCRIPTION

P-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope, intended for use in relay, high-speed and line transformer drivers.

### PINNING - TO-92 variant (BSP204)

PIN	DESCRIPTION
1	gate
2	drain
3	source

### PINNING - TO-92 variant (BSP204A)

PIN	DESCRIPTION
1	source
2	gate
3	drain

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
$-V_{DS}$	drain-source voltage		200	V
$-I_D$	drain current	DC value	250	mA
$R_{DS(on)}$	drain-source on-resistance	$-I_D = 200$ mA $-V_{GS} = 10$ V	15	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	$-I_D = 1$ mA $V_{GS} = V_{DS}$	2.8	V

### PIN CONFIGURATION




Fig.1 Simplified outline and symbol.

## P-channel enhancement mode vertical D-MOS transistor

## BSP204/BSP204A

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$-V_{DS}$	drain-source voltage		-	200	V
$\pm V_{GSO}$	gate-source voltage		-	20	V
$-I_D$	drain current	DC value	-	250	mA
$-I_{DM}$	drain current	peak value	-	600	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$ (note 1)	-	1	W
$T_{stg}$	storage temperature range		-65	150	°C
$T_j$	junction temperature		-	150	°C

### Note

1. Device mounted on an epoxy printed-circuit board, maximum lead length 4 mm; mounting pad for the drain lead minimum 10 mm<sup>2</sup>.

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	125	K/W

### Note

1. Device mounted on an epoxy printed-circuit board, maximum lead length 4 mm; mounting pad for the drain lead minimum 10 mm<sup>2</sup>.

# P-channel enhancement mode vertical D-MOS transistor

## BSP204/BSP204A

### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{(BR)DSS}$	drain-source breakdown voltage	$-I_D = 10\text{ }\mu\text{A}$ $V_{GS} = 0$	200	–	–	V
$-I_{DSS}$	drain-source leakage current	$-V_{DS} = 160\text{ V}$ $V_{GS} = 0$	–	–	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\text{ V}$ $V_{DS} = 0$	–	–	100	nA
$-V_{GS(th)}$	gate-source threshold voltage	$-I_D = 1\text{ mA}$ $V_{GS} = V_{DS}$	0.8	–	2.8	V
$R_{DS(on)}$	drain-source on-resistance	$-I_D = 200\text{ mA}$ $-V_{GS} = 10\text{ V}$	–	10	15	$\Omega$
$ Y_{fs} $	transfer admittance	$-I_D = 200\text{ mA}$ $-V_{DS} = 25\text{ V}$	100	200	–	mS
$C_{iss}$	input capacitance	$-V_{DS} = 25\text{ V}$ $-V_{GS} = 0$ $f = 1\text{ MHz}$	–	65	90	pF
$C_{oss}$	output capacitance	$-V_{DS} = 25\text{ V}$ $-V_{GS} = 0$ $f = 1\text{ MHz}$	–	20	30	pF
$C_{rss}$	feedback capacitance	$-V_{DS} = 25\text{ V}$ $-V_{GS} = 0$ $f = 1\text{ MHz}$	–	6	15	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$-I_D = 250\text{ mA}$ $-V_{DD} = 50\text{ V}$ $-V_{GS} = 0\text{ to }10\text{ V}$	–	5	10	ns
$t_{off}$	turn-off time	$-I_D = 250\text{ mA}$ $-V_{DD} = 50\text{ V}$ $-V_{GS} = 0\text{ to }10\text{ V}$	–	20	30	ns

**P-channel enhancement mode vertical D-MOS transistor**

**BSP204/BSP204A**




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.




Fig.4 Power derating curve.








Fig.5 Typical output characteristics;  $T_j = 25^\circ C$ .

# P-channel enhancement mode vertical D-MOS transistor

## BSP204/BSP204A



# P-channel enhancement mode vertical D-MOS transistor

## BSP204/BSP204A





Fig.10 Temperature coefficient of gate-source  
threshold voltage;  $k = \frac{-V_{GS(th)} \text{ at } T_j}{-V_{GS(th)} \text{ at } 25^\circ\text{C}}$ ; typical  
 $-V_{GS(th)}$  at  $-1 \text{ mA}$ .

**P-channel enhancement mode  
vertical D-MOS transistor**

**BSP204/BSP204A**

**PACKAGE OUTLINE**







## P-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

P-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope and intended for use in relay, high-speed and line-transformer drivers.

### Features

- Very low  $r_{DS(on)}$
- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown

### QUICK REFERENCE DATA


Drain-source voltage	$-V_{DS}$	max.	60 V
Drain current (DC)	$-I_D$	max.	275 mA
Drain-source ON-resistance			
$-I_D = 200 \text{ mA}; -V_{GS} = 10 \text{ V}$	$r_{DS(on)}$	max.	10 $\Omega$
Gate threshold voltage	$-V_{GS(th)}$	max.	3.5 V

### MECHANICAL DATA

Fig.1 SOT223.


#### Pinning:

- 1 = gate
- 2 = drain
- 3 = source
- 4 = drain



Dimensions in mm

Marking code



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$-V_{DS}$	max.	60 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$-I_D$	max.	275 mA
Drain current (peak)	$-I_{DM}$	max.	550 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1.5 W
Storage temperature range	$T_{stg}$		$-65$ to $+150\text{ }^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	83.3 K/W
-----------------------------------	---------------	---	----------

**CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $-I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	$-V_{(BR)DSS}$	min.	60 V
Drain-source leakage current $-V_{DS} = 48\text{ V}; V_{GS} = 0$	$-I_{DSS}$	max.	1.0 $\mu\text{A}$
Gate-source leakage current $\pm V_{GS} = 20\text{ V}; V_{DS} = 0$	$\pm I_{GSS}$	max.	100 nA
Gate threshold voltage $-I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$-V_{GS(th)}$	min. max.	1.5 V 3.5 V
Drain-source ON-resistance $-I_D = 200\text{ mA}; -V_{GS} = 10\text{ V}$	$r_{DS(on)}$	typ. max.	7.5 $\Omega$ 10 $\Omega$
Transfer admittance $-I_D = 200\text{ mA}; -V_{DS} = 15\text{ V}$	$ Y_{fs} $	min. typ.	60 mS 125 mS
Input capacitance at $f = 1\text{ MHz};$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{iss}$	typ. max.	30 pF 45 pF
Output capacitance at $f = 1\text{ MHz};$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max.	20 pF 30 pF
Feedback capacitance at $f = 1\text{ MHz};$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max.	5 pF 10 pF
Switching times (see Figs 2 and 3) $-I_D = 200\text{ mA}; -V_{DD} = 50\text{ V};$ $-V_{GS} = 0$ to 10 V	$t_{on}$	typ. max.	3 ns 6 ns
	$t_{off}$	typ. max.	10 ns 15 ns

**Note**

1. Device mounted on an epoxy printed-circuit board 40 mm x 40 mm x 1.5 mm; mounting pad for the drain lead min. 6 cm<sup>2</sup>.




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.




Fig.4 ON-resistance as a function of drain current;  $T_j = 25^\circ\text{C}$ ; typical values.




Fig.5 Transfer characteristics;  $-V_{DS} = 10\text{ V}$ ;  $T_j = 25^\circ\text{C}$ ; typical values.




Fig.6 Output characteristics;  $T_j = 25^\circ\text{C}$ ; typical values.




Fig.7 Power derating curve.




Fig.8  $k = \frac{r_{DS(on)} \text{ at } T_j}{r_{DS(on)} \text{ at } 25^\circ\text{C}}$ ; at  $-200 \text{ mA} / -10 \text{ V}$ ;

typical values.




Fig.9  $k = \frac{-V_{GS(th)} \text{ at } T_j}{-V_{GS(th)} \text{ at } 25^\circ\text{C}}$ ;

$-V_{GS(th)}$  at  $-1 \text{ mA}$ ; typical values.




Fig.10  $T_j = 25^\circ\text{C}$ ;  $V_{GS} = 0$ ;  $f = 1 \text{ MHz}$ ; typical values.

## P-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

P-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope and intended for use in relay, high-speed and line-transformer drivers.

### Features

- Very low  $r_{DS(on)}$
- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown

### QUICK REFERENCE DATA


Drain-source voltage	$-V_{DS}$	max.	60 V
Drain current (DC)	$-I_D$	max.	350 mA
Drain-source ON-resistance			
$-I_D = 200 \text{ mA}; -V_{GS} = 10 \text{ V}$	$r_{DS(on)}$	max.	6 $\Omega$
Gate threshold voltage	$-V_{GS(th)}$	max.	3.5 V

### MECHANICAL DATA

Fig.1 SOT223.

#### Pinning:


- 1 = gate
- 2 = drain
- 3 = source
- 4 = drain



Dimensions in mm

Marking code

BSP206



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$-V_{DS}$	max.	60 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$-I_D$	max.	350 mA
Drain current (peak)	$-I_{DM}$	max.	700 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1.5 W
Storage temperature range	$T_{stg}$		$-65$ to $+150\text{ }^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**From junction to ambient (note 1)  $R_{th\ j-a} = 83.3\text{ K/W}$ **CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $-I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	$-V_{(BR)DSS}$	min.	60 V
Drain-source leakage current $-V_{DS} = 48\text{ V}; V_{GS} = 0$	$-I_{DSS}$	max.	1.0 $\mu\text{A}$
Gate-source leakage current $\pm V_{GS} = 20\text{ V}; V_{DS} = 0$	$\pm I_{GSS}$	max.	100 nA
Gate threshold voltage $-I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$-V_{GS(th)}$	min. max.	1.5 V 3.5 V
Drain-source ON-resistance $-I_D = 200\text{ mA}; -V_{GS} = 10\text{ V}$	$r_{DS(on)}$	typ. max.	4.5 $\Omega$ 6 $\Omega$
Transfer admittance $-I_D = 200\text{ mA}; -V_{DS} = 15\text{ V}$	$ Y_{fs} $	min. typ.	100 mS 200 mS
Input capacitance at $f = 1\text{ MHz};$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{iss}$	typ. max.	55 pF 70 pF
Output capacitance at $f = 1\text{ MHz};$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max.	30 pF 45 pF
Feedback capacitance at $f = 1\text{ MHz};$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max.	8 pF 12 pF
Switching times (see Figs 2 and 3) $-I_D = 200\text{ mA}; -V_{DD} = 50\text{ V};$ $-V_{GS} = 0$ to $10\text{ V}$	$t_{on}$  $t_{off}$	typ. max. typ. max.	4 ns 8 ns 15 ns 25 ns

**Note**1. Device mounted on an epoxy printed-circuit board 40 mm x 40 mm x 1.5 mm; mounting pad for the drain lead min. 6 cm<sup>2</sup>.




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.




Fig.4 ON-resistance as a function of drain current;  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.5 Transfer characteristics;  $-V_{DS} = 10\text{ V}$ ;  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.6 Output characteristics;  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.7 Power derating curve.




Fig.8  $k = \frac{r_{DS(on)} \text{ at } T_j}{r_{DS(on)} \text{ at } 25^\circ\text{C}}$ ; at  $-200 \text{ mA}/-10\text{V}$ ;

typical values.




Fig.9  $k = \frac{-V_{GS(th)} \text{ at } T_j}{-V_{GS(th)} \text{ at } 25^\circ\text{C}}$ ;

$-V_{GS(th)}$  at  $-1 \text{ mA}$ ; typical values.




Fig.10  $T_j = 25^\circ\text{C}$ ;  $V_{GS} = 0$ ;  $f = 1 \text{ MHz}$ ; typical values.



## Philips Components

Data sheet	
status	Product specification
date of issue	August 1990

# BSP220

## P-channel enhancement mode vertical D-MOS transistor

### FEATURES

- Low  $R_{DS(on)}$
- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### DESCRIPTION

P-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope and intended for use in relay, high-speed and line transformer drivers.


### PINNING - SOT223

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
$-V_{DS}$	drain-source voltage		200	V
$-I_D$	drain current	DC value	225	mA
$R_{DS(on)}$	drain-source on-resistance	$-I_D = 200 \text{ mA}$ $-V_{GS} = 10 \text{ V}$	12	$\Omega$
$-V_{GS(th)}$	gate-source threshold voltage		2.8	V

### PIN CONFIGURATION



# P-channel enhancement mode vertical D-MOS transistor

## BSP220

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$-V_{DS}$	drain-source voltage		–	200	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$-I_D$	drain current	DC value	–	225	mA
$-I_{DM}$	drain current	peak value	–	600	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$ (note 1)	–	1.5	W
$T_{stg}$	storage temperature range		–65	150	°C
$T_j$	junction temperature		–	150	°C

### Note

1. Device mounted on an epoxy printed-circuit board 40 x 40 x 1.5 mm; mounting pad for the drain lead minimum 6 cm<sup>2</sup>.

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	83.3	K/W

### Note

1. Device mounted on an epoxy printed-circuit board 40 x 40 x 1.5 mm; mounting pad for the drain lead minimum 6 cm<sup>2</sup>.

# P-channel enhancement mode vertical D-MOS transistor

## BSP220

### CHARACTERISTICS

$T_j = 25\text{ °C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{(BR)DSS}$	drain-source breakdown voltage	$-I_D = 10\ \mu\text{A}$ $V_{GS} = 0$	200	–	–	V
$-I_{DSS}$	drain-source leakage current	$-V_{DS} = 160\ \text{V}$ $V_{GS} = 0$	–	–	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\ \text{V}$ $V_{DS} = 0$	–	–	100	nA
$-V_{GS(th)}$	gate-source threshold voltage	$-I_D = 1\ \text{mA}$ $V_{GS} = V_{DS}$	0.8	–	2.8	V
$R_{DS(on)}$	drain-source on-resistance	$-I_D = 200\ \text{mA}$ $-V_{GS} = 10\ \text{V}$	–	10	12	$\Omega$
$ Y_{fs} $	transfer admittance	$-I_D = 200\ \text{mA}$ $-V_{DS} = 25\ \text{V}$	100	200	–	mS
$C_{iss}$	input capacitance	$-V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	–	65	90	pF
$C_{oss}$	output capacitance	$-V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	–	20	30	pF
$C_{rss}$	feedback capacitance	$-V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	–	6	15	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$-I_D = 250\ \text{mA}$ $-V_{DD} = 50\ \text{V}$ $-V_{GS} = 0\ \text{to}\ 10\ \text{V}$	–	5	20	ns
$t_{off}$	turn-off time	$-I_D = 250\ \text{mA}$ $-V_{DD} = 50\ \text{V}$ $-V_{GS} = 0\ \text{to}\ 10\ \text{V}$	–	20	30	ns

# P-channel enhancement mode vertical D-MOS transistor

**BSP220**




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.




Fig.4 Power derating curve.




Fig.5 Typical output characteristics;  $T_j = 25 \text{ }^\circ\text{C}$ .

# P-channel enhancement mode vertical D-MOS transistor

## BSP220




Fig.6 Typical transfer characteristic;  
 $-V_{DS} = 10 \text{ V}$ ;  $T_j = 25 \text{ }^\circ\text{C}$ .




Fig.7 Typical on-resistance as a function of  
 drain current;  $T_j = 25 \text{ }^\circ\text{C}$ .




Fig.8 Typical capacitances as a function of  
 drain-source voltage;  $V_{GS} = 0$ ;  $f = 1 \text{ MHz}$ ;  
 $T_j = 25 \text{ }^\circ\text{C}$ .




Fig.9 Temperature coefficient of drain-source  
 on-resistance;  $k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25 \text{ }^\circ\text{C}}$ ; typical  
 $R_{DS(on)}$  at  $-200 \text{ mA}/-10 \text{ V}$ .

# P-channel enhancement mode vertical D-MOS transistor

## BSP220




Fig.10 Temperature coefficient of gate-source

threshold voltage;  $k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25^\circ\text{C}}$ ; typical  
 $-V_{GS(th)}$  at  $-1 \text{ mA}$ .







Data sheet	
status	Product specification
date of issue	November 1990

# BSP225

## P-channel enhancement mode vertical D-MOS transistor

### FEATURES

- Low  $R_{DS(on)}$
- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### DESCRIPTION

P-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope, intended for use in relay, high-speed and line transformer drivers.


### PINNING - SOT223

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
$-V_{DS}$	drain-source voltage		250	V
$-I_D$	drain current	DC value	225	mA
$R_{DS(on)}$	drain-source on-resistance	$-I_D = 200$ mA $-V_{GS} = 10$ V	15	$\Omega$
$-V_{GS(th)}$	gate-source threshold voltage	$-I_D = 1$ mA $V_{GS} = V_{DS}$	2.8	V

### PIN CONFIGURATION



# P-channel enhancement mode vertical D-MOS transistor

## BSP225

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$-V_{DS}$	drain-source voltage		–	250	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$-I_D$	drain current	DC value	–	225	mA
$-I_{DM}$	drain current	peak value	–	600	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^{\circ}\text{C}$ (note 1)	–	1.5	W
$T_{stg}$	storage temperature range		–65	150	$^{\circ}\text{C}$
$T_j$	junction temperature		–	150	$^{\circ}\text{C}$

### Note

1. Device mounted on an epoxy printed-circuit board, 40 x 40 x 1.5 mm, mounting pad for the drain lead minimum 6 cm<sup>2</sup>.

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	83.3	K/W

### Note

1. Device mounted on an epoxy printed-circuit board, 40 x 40 x 1.5 mm, mounting pad for the drain lead minimum 6 cm<sup>2</sup>.

# P-channel enhancement mode vertical D-MOS transistor

## BSP225

### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{(BR)DSS}$	drain-source breakdown voltage	$-I_D = 10\text{ }\mu\text{A}$ $V_{GS} = 0$	250	–	–	V
$-I_{DSS}$	drain-source leakage current	$-V_{DS} = 200\text{ V}$ $V_{GS} = 0$	–	–	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$V_{DS} = 0$ $\pm V_{GS} = 20\text{ V}$	–	–	100	nA
$-V_{GS(th)}$	gate-source threshold voltage	$-I_D = 1\text{ mA}$ $V_{GS} = V_{DS}$	0.8	–	2.8	V
$R_{DS(on)}$	drain-source on-resistance	$-I_D = 200\text{ mA}$ $-V_{GS} = 10\text{ V}$	–	10	15	$\Omega$
$ y_{fs} $	transfer admittance	$-I_D = 200\text{ mA}$ $-V_{DS} = 25\text{ V}$	100	200	–	mS
$C_{iss}$	input capacitance	$-V_{DS} = 25\text{ V}$ $-V_{GS} = 0$ $f = 1\text{ MHz}$	–	65	90	pF
$C_{oss}$	output capacitance	$-V_{DS} = 25\text{ V}$ $-V_{GS} = 0$ $f = 1\text{ MHz}$	–	20	30	pF
$C_{rss}$	feedback capacitance	$-V_{DS} = 25\text{ V}$ $-V_{GS} = 0$ $f = 1\text{ MHz}$	–	6	15	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$-I_D = 250\text{ mA}$ $-V_{DD} = 50\text{ V}$ $-V_{GS} = 0\text{ to }10\text{ V}$	–	5	10	ns
$t_{off}$	turn-off time	$-I_D = 250\text{ mA}$ $-V_{DD} = 50\text{ V}$ $-V_{GS} = 0\text{ to }10\text{ V}$	–	20	30	ns

# P-channel enhancement mode vertical D-MOS transistor

**BSP225**




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.




Fig.4 Power derating curve.








Fig.5 Typical output characteristics;  $T_j = 25\text{ }^\circ\text{C}$ .

# P-channel enhancement mode vertical D-MOS transistor

## BSP225



# P-channel enhancement mode vertical D-MOS transistor

## BSP225





Fig.10 Temperature coefficient of gate-source  
threshold voltage;  $k = \frac{-V_{GS(th)} \text{ at } T_j}{-V_{GS(th)} \text{ at } 25^\circ\text{C}}$ ; typical  
 $V_{GS(th)}$  at -1 mA.

# P-channel enhancement mode vertical D-MOS transistor

**BSP225****PACKAGE OUTLINE**





**Philips Components**

Data sheet	
status	Product specification
date of issue	February 1991

# BSP254/BSP254A

## P-channel enhancement mode vertical D-MOS transistor


**FEATURES**

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

**DESCRIPTION**

P-channel vertical D-MOS transistor in TO-92 variant envelope and intended for use in relay, high-speed and line transformer drivers.

**PIN CONFIGURATION**



**PINNING - TO-92 variant (BSP254)**

PIN	DESCRIPTION
1	gate
2	drain
3	source

**PINNING - TO-92 variant (BSP254A)**

PIN	DESCRIPTION
1	source
2	gate
3	drain

**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{DS}$	drain-source voltage		-	-	250	V
$\pm V_{GSO}$	gate-source voltage	open drain	-	-	20	V
$-I_D$	drain-current	DC	-	-	0.2	A
$P_{tot}$	total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$	-	-	1	W
$R_{DS(on)}$	drain-source on-resistance	$-V_{GS} = 10\text{ V}$ $-I_D = 200\text{ mA}$	-	10	15	$\Omega$
$ Y_{fs} $	transfer admittance	$-I_D = 200\text{ mA}$ $-V_{DS} = 25\text{ V}$	100	200	-	mS

# P-channel enhancement mode vertical D-MOS transistor

## BSP254/BSP254A

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$-V_{DS}$	drain-source voltage		-	250	V
$\pm V_{GSO}$	gate-source voltage	open drain	-	20	V
$-I_D$	drain current	DC	-	0.2	A
$-I_{DM}$	drain current	peak value	-	0.6	A
$P_{tot}$	total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	-	1	W
$T_{stg}$	storage temperature range		-65	+150	$^\circ\text{C}$
$T_j$	junction temperature		-	150	$^\circ\text{C}$

### THERMAL RESISTANCE

SYMBOL	PARAMETER	MAX.	UNIT
$R_{thj-a}$	from junction to ambient (note 1)	125	K/W

### Note

1. Transistor mounted on printed circuit board, maximum lead length 4 mm, mounting pad for drain lead minimum 10 mm x 10 mm.




Fig.2 Power derating curve.

# P-channel enhancement mode vertical D-MOS transistor

## BSP254/BSP254A



### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{(BR)DSS}$	drain-source breakdown voltage	$-V_{GS} = 0$ $-I_D = 10\text{ }\mu\text{A}$	250	-	-	V
$-I_{DSS}$	drain-source leakage current	$-V_{DS} = 160\text{ V}$ $V_{GS} = 0$	-	-	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\text{ V}$ $V_{DS} = 0$	-	-	100	nA
$-V_{GS(th)}$	gate-source threshold voltage	$V_{GS} = V_{DS}$ $-I_D = 1\text{ mA}$	0.8	-	2.8	V
$R_{DS(on)}$	drain-source on-resistance	$-V_{GS} = 10\text{ V}$ $-I_D = 200\text{ mA}$	-	10	15	$\Omega$
$ Y_{fs} $	transfer admittance	$-V_{DS} = 25\text{ V}$ $-I_D = 200\text{ mA}$	100	200	-	mS
$C_{iss}$	input capacitances	note 1	-	65	90	pF
$C_{oss}$	output capacitance	note 1	-	20	30	pF
$C_{rss}$	feedback capacitance	note 1	-	6	15	pF
$t_{on}$	turn-on time	note 2	-	5	10	ns
$t_{off}$	turn-off time	note 2	-	20	30	ns

### Notes

1. Measured at  $f = 1\text{ MHz}$ ;  $-V_{DS} = 25\text{ V}$ ;  $V_{GS} = 0$ .
2.  $-V_{GS} = 0$  to  $10\text{ V}$ ;  $-I_D = 250\text{ mA}$ ;  $-V_{DD} = 50\text{ V}$ .



# P-channel enhancement mode vertical D-MOS transistor

## BSP254/BSP254A




Fig.5 Typical output characteristics;  $T_j = 25\text{ }^\circ\text{C}$ .




Fig.6 Typical transfer characteristic;  $V_{DS} = -10\text{ V}$ ;  $T_j = 25\text{ }^\circ\text{C}$ .




Fig.7 Typical on-resistance as a function of drain current;  $T_j = 25\text{ }^\circ\text{C}$ .






Fig.8 Typical capacitances as a function of drain-source voltage;  $V_{GS} = 0$ ;  $f = 1\text{ MHz}$ ;  $T_j = 25\text{ }^\circ\text{C}$ .

**P-channel enhancement mode vertical  
D-MOS transistor**

**BSP254/BSP254A**



**P-channel enhancement mode vertical  
D-MOS transistor**

**BSP254/BSP254A**

**PACKAGE OUTLINE**




Fig.11 TO-92 variant.

## Philips Components

Data sheet	
status	Preliminary specification
date of issue	February 1991

# BSS84

## P-channel enhancement mode vertical D-MOS FET


### DESCRIPTION

Silicon p-channel enhancement mode vertical D-MOS transistor in a SOT23 envelope. It is intended for use in general purpose and high-speed switching applications, such as relays, multiplexers, choppers and line transformer drivers.

### PINNING - SOT23

PIN	DESCRIPTION
1	gate
2	source
3	drain

### PIN CONFIGURATION



### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$-V_{DS}$	drain-source voltage	50	V
$-I_D$	drain current	130	mA
$R_{DS(on)}$	drain-source on resistance	10	$\Omega$
$-V_{GS(th)}$	gate-source threshold voltage	2	V

# P-channel enhancement mode vertical D-MOS FET

## BSS84

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$-V_{DS}$	drain-source voltage		-	50	V
$-V_{GSO}$	gate-source voltage	open drain $I_D = 0$	-	20	V
$-I_D$	drain current	average value	-	130	mA
$-I_{DM}$	drain current	peak value	-	520	mA
$P_{tot}$	total power dissipation	$T_{amb} \leq 25\text{ }^\circ\text{C}$	-	360	mW
$T_{stg}$	storage temperature range		-55	150	$^\circ\text{C}$
$T_j$	junction temperature		-	150	$^\circ\text{C}$




Fig.2 Total power dissipation as a function of ambient temperature.

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient	500	K/W



# P-channel enhancement mode vertical D-MOS FET

## BSS84

### CHARACTERISTICS

$T_j = 25\text{ °C}$  unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0$ $-I_D = 250\ \mu\text{A}$	50	-	-	V
$-I_{DSS}$	drain-source leakage current	$V_{GS} = 0$ $-V_{DS} = 25\ \text{V}$	-	-	0.1	$\mu\text{A}$
		$V_{GS} = 0$ $-V_{DS} = 50\ \text{V}$	-	-	15	$\mu\text{A}$
		$V_{GS} = 0$ $-V_{DS} = 50\ \text{V}$ $T_j = 125\text{ °C}$	-	-	60	$\mu\text{A}$
$-I_{GSS}$	gate-source leakage current	$V_{DS} = 0$ $-V_{GS} = 20\ \text{V}$	-	-	60	$\mu\text{A}$
$-V_{GS(th)}$	gate-source threshold voltage	$-I_D = 1\ \text{mA}$ $V_{DS} = V_{GS}$	0.8	-	2	V
$R_{DS(on)}$	drain-source on resistance	$-V_{GS} = 5\ \text{V}$ $-I_D = 100\ \text{mA}$	-	6	10	$\Omega$
$ y_{fs} $	transfer admittance	$-V_{DS} = 25\ \text{V}$ $-I_D = 100\ \text{mA}$ $f = 1\ \text{kHz}$	50	70	-	mS
$C_{iss}$	input capacitance	$-V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	-	40	-	pF
$C_{oss}$	output capacitance	$-V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	-	15	-	pF
$C_{rss}$	feedback capacitance	$-V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	-	6	-	pF
$t_{on}$	turn-on time	$-V_{CC} = 30\ \text{V}$ $-I_D = 0.27\ \text{A}$ $-V_{GS} = 0/5\ \text{V}$	-	20	-	ns
$t_{off}$	turn-off time	$-V_{CC} = 30\ \text{V}$ $-I_D = 0.27\ \text{A}$ $-V_{GS} = 0/5\ \text{V}$	-	43	-	ns

# P-channel enhancement mode vertical D-MOS FET

**BSS84**

## PACKAGE OUTLINE

Dimensions in mm



Marking: SP

Fig.3 SOT23.

## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel vertical D-MOS transistor in a SOT89 envelope.

Designed primarily as a line current interrupter in telephone sets, it can also be applied in other applications such as in relays, line and high-speed transformer drivers etc.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.
- Low  $R_{DS\ on}$


### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GS0}$	max.	20 V
Drain current (DC)	$I_D$	max.	280 mA
Total power dissipation up to $T_{amb} = 25\ ^\circ C$	$P_{tot}$	max.	1 W
Drain-source on-resistance $I_D = 400\ mA; V_{GS} = 10\ V$	$R_{DS\ (on)}$	max. typ.	6 $\Omega$ 4.5 $\Omega$
Transfer admittance $I_D = 400\ mA; V_{DS} = 25\ V$	$ y_{fs} $	typ. min.	350 mS 140 mS

### MECHANICAL DATA

Dimensions in mm

Fig. 1 SOT89.



marking: KA

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	280 mA
Drain current (peak)	$I_{DM}$	max.	1.1 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ *	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

## THERMAL RESISTANCE

From junction to ambient *	$R_{th\ j-a}$	=	125 K/W
----------------------------	---------------	---	---------

## CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $I_D = 250\text{ }\mu\text{A}; V_{GS} = 0$	$V_{(BR)DSS}$	min.	200 V
Drain-source leakage current $V_{DS} = 60\text{ V}; V_{GS} = 0$ $V_{DS} = 200\text{ V}; V_{GS} = 0$	$I_{DSS}$	max.	200 nA
		max.	60 $\mu\text{A}$
		typ.	100 nA
Gate-source leakage current $V_{GS} = 20\text{ V}; V_{DS} = 0$	$I_{GSS}$	max.	100 nA
Gate threshold voltage $I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$V_{GS(th)}$	min.	0.8 V
		max.	2.8 V
Drain-source on-resistance $I_D = 400\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DS(on)}$	max.	6 $\Omega$
		typ.	4.5 $\Omega$
Transfer admittance $I_D = 400\text{ mA}; V_{DS} = 25\text{ V}$	$ y_{fs} $	typ.	350 mS
		min.	140 mS
Input capacitance $f = 1\text{ MHz};$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{iss}$	max.	60 pF
		typ.	45 pF
Output capacitance $f = 1\text{ MHz};$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{oss}$	max.	25 pF
		typ.	15 pF
Feedback capacitance $f = 1\text{ MHz};$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{rss}$	max.	10 pF
		typ.	3.5 pF
Switching times (see Figs 2 and 3) $I_D = 250\text{ mA}; V_{DD} = 50\text{ V};$ $V_{GS} = 0\text{ to }10$	$t_{on}$	typ.	5 ns
		max.	10 ns
	$t_{off}$	typ.	15 ns
		max.	25 ns

\* Transistor mounted on ceramic substrate area 2.5 cm<sup>2</sup>, thickness 0.7 mm.




Fig. 2 Switching times test circuit.




Fig. 3 Input and output waveforms.



## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope. Designed primarily as a line current interrupter in telephone sets, it can also be applied in other applications such as in relays, line and highspeed transformer drivers etc.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown


### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	300 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	1 W
Drain-source ON-resistance $I_D = 400\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	4.5 $\Omega$ 6 $\Omega$
Transfer admittance $I_D = 400\text{ mA}; V_{DS} = 25\text{ V}$	$ y_{fs} $	min. typ.	140 mS 350 mS

### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	300 mA
Drain current (peak)	$I_{DM}$	max.	1.2 A
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		$-55$ to $+150^\circ\text{C}$
Junction temperature	$T_j$	max.	$150^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	125 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS** $T_j = 25^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $I_D = 250\ \mu\text{A}; V_{GS} = 0$	$V_{(BR)DSS}$	min.	200 V
Drain-source leakage current $V_{DS} = 60\ \text{V}; V_{GS} = 0$	$I_{DSS}$	max.	200 nA
$V_{DS} = 200\ \text{V}; V_{GS} = 0$	$I_{DSS}$	typ.	100 nA
		max.	60 $\mu\text{A}$
Gate-source leakage current $V_{GS} = 20\ \text{V}; V_{DS} = 0$	$I_{GSS}$	max.	100 nA
Gate threshold voltage $I_D = 1\ \text{mA}; V_{DS} = V_{GS}$	$V_{GS(th)}$	min.	0.8 V
		max.	2.8 V
Drain-source ON-resistance $I_D = 400\ \text{mA}; V_{GS} = 10\ \text{V}$	$R_{DSon}$	typ.	4.5 $\Omega$
		max.	6 $\Omega$
Transfer admittance $I_D = 400\ \text{mA}; V_{DS} = 25\ \text{V}$	$ y_{fs} $	min.	140 mS
		typ.	350 mS
Input capacitance at $f = 1\ \text{MHz}$ $V_{DS} = 25\ \text{V}; V_{GS} = 0$	$C_{iss}$	typ.	45 pF
Output capacitance at $f = 1\ \text{MHz}$ $V_{DS} = 25\ \text{V}; V_{GS} = 0$	$C_{oss}$	typ.	15 pF
Feedback capacitance at $f = 1\ \text{MHz}$ $V_{DS} = 25\ \text{V}; V_{GS} = 0$	$C_{rss}$	typ.	3.5 pF
Switching times (see Figs 2 and 3) $I_D = 250\ \text{mA}; V_{DD} = 50\ \text{V};$ $V_{GS} = 0$ to $10\ \text{V}$	$t_{on}$	typ.	5 ns
	$t_{off}$	typ.	15 ns

**Note**

1. Transistor mounted on printed-circuit board, max. lead length 4 mm, mounting pad for drain lead min. 10 mm x 10 mm.






Fig. 2 Switching time test circuit.




Fig. 3 Input and output waveforms.



## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in a TO-18 envelope. Designed primarily as a line current interrupter in telephone sets, it can also be applied in other applications such as in relays, line and high-speed transformer drivers etc.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	200 V
Drain current (DC)	$I_D$	max.	350 mA
Total power dissipation up to $T_{case} = 25\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	1.5 W
Drain-source ON-resistance $I_D = 400\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	4.5 $\Omega$ 6.0 $\Omega$
Transfer admittance $I_D = 400\text{ mA}; V_{DS} = 25\text{ V}$	$ y_{fs} $	min. typ.	140 mS 350 mS




### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-18.

### Pinning

- 1 = source  
2 = gate  
3 = drain



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GS0}$	max.	20 V
Drain current (DC)	$I_D$	max.	350 mA
Drain current (peak)	$I_{DM}$	max.	1.4 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ $T_{case} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	0.4 W
	$P_{tot}$	max.	1.5 W
Storage temperature range	$T_{stg}$		-55 to +150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient	$R_{th\ j-a}$	=	310 K/W
From junction to case	$R_{th\ j-c}$	=	83 K/W

**CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	$V(BR)_{DSS}$	min.	200 V
Drain-source leakage current $V_{DS} = 60\text{ V}; V_{GS} = 0$	$I_{DSS}$	max.	200 nA
$V_{DS} = 200\text{ V}; V_{GS} = 0$	$I_{DSS}$	typ.	100 nA
		max.	10 $\mu\text{A}$
Gate-source leakage current $V_{GS} = 20\text{ V}; V_{DS} = 0$	$I_{GSS}$	max.	100 nA
Gate threshold voltage $I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$V_{GS(th)}$	min.	0.8 V
		max.	2.8 V
Drain-source ON-resistance $I_D = 400\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DS(on)}$	typ.	4.5 $\Omega$
		max.	6.0 $\Omega$
Transfer admittance $I_D = 400\text{ mA}; V_{DS} = 25\text{ V}$	$ y_{fs} $	min.	140 mS
		typ.	350 mS
Input capacitance at $f = 1\text{ MHz};$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{iss}$	typ.	45 pF
		max.	60 pF
Output capacitance at $f = 1\text{ MHz};$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{oss}$	typ.	15 pF
		max.	25 pF
Feedback capacitance at $f = 1\text{ MHz};$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{rss}$	typ.	3.5 pF
		max.	10 pF
Switching times (see Figs 2 and 3) $I_D = 300\text{ mA}; V_{DD} = 50\text{ V}; V_{GS} = 0\text{ to }10\text{ V}$	$t_{on}$	typ.	5 ns
		max.	15 ns
	$t_{off}$	typ.	15 ns
		max.	25 ns




Fig. 2 Switching time test circuit.




Fig. 3 Input and output waveforms.



## P-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

P-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope, intended for use in relay, high-speed and line-transformer drivers, and as a line current interruptor in telephony applications.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown


### QUICK REFERENCE DATA

Drain-source voltage	$-V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$-I_D$	max.	0.15 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	1 W
Drain-source ON-resistance $-I_D = 100\text{ mA}; -V_{GS} = 10\text{ V}$	$R_{DSon}$	typ.	10 $\Omega$
		max.	20 $\Omega$
Transfer admittance $-I_D = 100\text{ mA}; -V_{DS} = 25\text{ V}$	$ y_{fs} $	min.	60 mS
		typ.	200 mS

### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$-V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$-I_D$	max.	0.15 A
Drain current (peak)	$-I_{DM}$	max.	0.6 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		$-55$ to $+150\text{ }^\circ\text{C}$
Junction temperature	$T_j$	max.	$150\text{ }^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	125 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $-I_D = 250\text{ }\mu\text{A}; -V_{GS} = 0$	$-V_{(BR)DS}$	min.	200 V
Drain-source leakage current $-V_{DS} = 60\text{ V}; -V_{GS} = 0$ $-V_{DS} = 200\text{ V}; -V_{GS} = 0$	$-I_{DSS}$	max.	0.2 $\mu\text{A}$
	$-I_{DSS}$	max.	60 $\mu\text{A}$
Gate-source leakage current $-V_{GS} = 20\text{ V}; -V_{DS} = 0$	$-I_{GSS}$	max.	100 nA
Gate threshold voltage $-I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$-V_{GS(th)}$	min. max.	0.8 V 2.8 V
Drain-source ON-resistance $-I_D = 100\text{ mA}; -V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	10 $\Omega$ 20 $\Omega$
Transfer admittance $-I_D = 100\text{ mA}; -V_{DS} = 25\text{ V}$	$ y_{fs} $	min. typ.	60 mS 200 mS
Input capacitance at $f = 1\text{ MHz};$ $-V_{DS} = 25\text{ V}; -V_{GS} = 0$	$C_{iss}$	typ.	65 pF
Output capacitance at $f = 1\text{ MHz};$ $-V_{DS} = 25\text{ V}; -V_{GS} = 0$	$C_{oss}$	typ.	20 pF
Feedback capacitance at $f = 1\text{ MHz};$ $-V_{DS} = 25\text{ V}; -V_{GS} = 0$	$C_{rss}$	typ.	6 pF
Switching times (see Figs 2 and 3) $-I_D = 250\text{ mA}; -V_{DD} = 50\text{ V};$ $-V_{GS} = 0$ to $10\text{ V}$	$t_{on}$ $t_{off}$	typ. typ.	5 ns 20 ns

**Note**

1. Transistor mounted on printed circuit board, max. lead length 4 mm, mounting pad for drain lead min. 10 mm x 10 mm.






Fig. 2 Switching time test circuit.




Fig. 3 Input and output waveforms.



## Philips Components

Data sheet	
status	Product specification
date of issue	November 1990

### FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope, intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

### PINNING - TO-92 variant

PIN	DESCRIPTION
1	source
2	gate
3	drain

# BSS100

## N-channel enhancement mode vertical D-MOS transistor

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
$V_{DS}$	drain-source voltage		100	V
$I_D$	drain current	DC value	250	mA
$R_{DS(on)}$	drain-source on-resistance	$I_D = 120 \text{ mA}$ $V_{GS} = 10 \text{ V}$	6	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	2.8	V

### PIN CONFIGURATION




Fig.1 Simplified outline and symbol.

# N-channel enhancement mode vertical D-MOS transistor

## BSS100

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	100	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$I_D$	drain current	DC value	–	250	mA
$I_{DM}$	drain current	peak value	–	1	A
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$	–	830	mW
$T_{stg}$	storage temperature range		–65	150	°C
$T_j$	junction temperature		–	150	°C

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	150	K/W

### Note

1. Transistor mounted on a printed circuit board, maximum lead length 4 mm, mounting pad for the drain lead 10 mm<sup>2</sup>.

# N-channel enhancement mode vertical D-MOS transistor

## BSS100



### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10\text{ }\mu\text{A}$ $V_{GS} = 0$	100	–	–	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 60\text{ V}$ $V_{GS} = 0$	–	–	10	nA
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\text{ V}$ $V_{DS} = 0$	–	–	10	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\text{ mA}$ $V_{GS} = V_{DS}$	0.8	–	2.8	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 120\text{ mA}$ $V_{GS} = 10\text{ V}$	–	3	6	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 120\text{ mA}$ $V_{DS} = 25\text{ V}$	80	140	–	mS
$C_{iss}$	input capacitance	$V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	24	–	pF
$C_{oss}$	output capacitance	$V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	15	–	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	4	–	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$I_D = 200\text{ mA}$ $V_{DD} = 50\text{ V}$ $V_{GS} = 0\text{ to }10\text{ V}$	–	4	10	ns
$t_{off}$	turn-off time	$I_D = 250\text{ mA}$ $V_{DD} = 50\text{ V}$ $V_{GS} = 0\text{ to }10\text{ V}$	–	10	20	ns

# N-channel enhancement mode vertical D-MOS transistor


## BSS100



**N-channel enhancement mode  
vertical D-MOS transistor**

**BSS100**

**PACKAGE OUTLINE**







Data sheet	
status	Product specification
date of issue	November 1990

# BSS123

## N-channel enhancement mode vertical D-MOS transistor

### FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a SOT23 envelope, intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.


### PINNING - SOT23

PIN	DESCRIPTION
1	gate
2	source
3	drain

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
$V_{DS}$	drain-source voltage		100	V
$I_D$	drain current	DC value	150	mA
$R_{DS(on)}$	drain-source on-resistance	$I_D = 120 \text{ mA}$ $V_{GS} = 10 \text{ V}$	6	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	2.8	V

### PIN CONFIGURATION



# N-channel enhancement mode vertical D-MOS transistor

## BSS123

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	100	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$I_D$	drain current	DC value	–	150	mA
$I_{DM}$	drain current	peak value	–	600	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$	–	250	mW
$T_{stg}$	storage temperature range		–65	150	°C
$T_j$	junction temperature		–	150	°C

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	500	K/W

### Note

1. Device mounted on a FR4 printboard.

# N-channel enhancement mode vertical D-MOS transistor

## BSS123



### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10\ \mu\text{A}$ $V_{GS} = 0$	100	–	–	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 60\ \text{V}$ $V_{GS} = 0$	–	–	10	nA
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\ \text{V}$ $V_{DS} = 0$	–	–	10	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\ \text{mA}$ $V_{GS} = V_{DS}$	0.8	–	2.8	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 120\ \text{mA}$ $V_{GS} = 10\ \text{V}$	–	3	6	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 120\ \text{mA}$ $V_{DS} = 25\ \text{V}$	80	140	–	mS
$C_{iss}$	input capacitance	$V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	–	24	–	pF
$C_{oss}$	output capacitance	$V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	–	15	–	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	–	4	–	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$I_D = 200\ \text{mA}$ $V_{DD} = 50\ \text{V}$ $V_{GS} = 0\ \text{to}\ 10\ \text{V}$	–	4	10	ns
$t_{off}$	turn-off time	$I_D = 250\ \text{mA}$ $V_{DD} = 50\ \text{V}$ $V_{GS} = 0\ \text{to}\ 10\ \text{V}$	–	10	20	ns

**N-channel enhancement mode  
vertical D-MOS transistor**


**BSS123**



**N-channel enhancement mode  
vertical D-MOS transistor**

**BSS123**

**PACKAGE OUTLINE**





## Philips Components

Data sheet	
status	Preliminary specification
date of issue	October 1990

# BSS131

## N-channel enhancement mode vertical D-MOS FET

### DESCRIPTION

Silicon n-channel enhancement mode vertical D-MOS transistor in a SOT23 envelope. It is intended for use in general purpose and high-speed switching applications, such as relays, multiplexers, choppers and line transformer drivers.


### PINNING - SOT23

PIN	DESCRIPTION
1	gate
2	source
3	drain

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	drain-source voltage	240	V
$I_D$	drain current	100	mA
$R_{DS(on)}$	drain-source on resistance	16	$\Omega$
$-V_{GS(th)}$	gate-source threshold voltage	2.8	V

### PIN CONFIGURATION



# N-channel enhancement mode vertical D-MOS FET

## BSS131

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		-	240	V
$V_{GS0}$	gate-source voltage	open drain $I_D = 0$	-	20	V
$I_D$	drain current	average value	-	100	mA
$I_{DM}$	drain current	peak value	-	400	mA
$P_{tot}$	total power dissipation	$T_{amb} \leq 25\text{ }^\circ\text{C}$	-	360	mW
$T_{stg}$	storage temperature range		-55	150	$^\circ\text{C}$
$T_j$	junction temperature		-	150	$^\circ\text{C}$

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient	350	K/W




Fig.2 Total power dissipation as a function of ambient temperature.



# N-channel enhancement mode vertical D-MOS FET

## BSS131

### CHARACTERISTICS

$T_j = 25\text{ °C}$  unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0$ $I_D = 250\ \mu\text{A}$	240	-	-	V
$I_{DSS}$	drain-source leakage current	$V_{GS} = 0$ $V_{DS} = 130\ \text{V}$	-	-	30	nA
		$V_{GS} = 0$ $V_{DS} = 240\ \text{V}$	-	-	15	$\mu\text{A}$
		$V_{GS} = 0$ $V_{DS} = 240\ \text{V}$ $T_j = 125\text{ °C}$	-	-	60	$\mu\text{A}$
$I_{GSS}$	gate-source leakage current	$V_{DS} = 0$ $V_{GS} = 20\ \text{V}$	-	-	10	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\ \text{mA}$ $V_{DS} = V_{GS}$	0.8	-	2.8	V
$R_{DS(on)}$	drain-source on resistance	$V_{GS} = 10\ \text{V}$ $I_D = 100\ \text{mA}$	-	-	16	$\Omega$
$ Y_{fs} $	transfer admittance	$V_{DS} = 25\ \text{V}$ $I_D = 100\ \text{mA}$ $f = 1\ \text{kHz}$	60	100	-	mS
$C_{iss}$	input capacitance	$V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	-	20	-	pF
$C_{oss}$	output capacitance	$V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	-	6	-	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	-	2.5	-	pF
$t_{on}$	turn-on time	$V_{CC} = 30\ \text{V}$ $I_D = 0.28\ \text{A}$ $V_{GS} = 0-5\ \text{V}$	-	20	-	ns
$t_{off}$	turn-off time	$V_{CC} = 30\ \text{V}$ $I_D = 0.28\ \text{A}$ $V_{GS} = 0-5\ \text{V}$	-	40	-	ns

# N-channel enhancement mode vertical D-MOS FET

**BSS131**

## PACKAGE OUTLINE

Dimensions in mm



**Marking:** SR

Fig.3 SOT23.

**Philips Components**

Data sheet	
status	Preliminary specification
date of issue	September 1990

# BSS138

## N-channel enhancement mode vertical D-MOS FET


**FEATURES**

- Low threshold voltage
- CMOS compatible
- Low on-resistance.

**DESCRIPTION**

Silicon n-channel enhancement mode vertical D-MOS transistor in a SOT23 envelope. It is intended for use in general purpose and high-speed switching applications, such as relays, multiplexers, choppers and line transformer drivers.

**PIN CONFIGURATION**



**PINNING - SOT223**

PIN	DESCRIPTION
1	source, substrate (b)
2	gate
3	drain

**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	drain-source voltage	50	V
$I_D$	drain current	200	mA
$R_{DS(on)}$	drain-source on resistance	3.5	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	1.5	V

# N-channel enhancement mode vertical D-MOS FET

## BSS138

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		-	50	V
$V_{GS0}$	gate-source voltage	open drain $I_D = 0$	-	20	V
$I_D$	drain current	average value	-	200	mA
$I_{DM}$	drain current	peak value	-	800	mA
$P_{tot}$	total power dissipation	$T_{amb} \leq 25\text{ }^\circ\text{C}$	-	360	mW
$T_{stg}$	storage temperature range		-55	150	$^\circ\text{C}$
$T_j$	junction temperature		-	150	$^\circ\text{C}$

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient	350	K/W




Fig.2 Total power dissipation as a function of ambient temperature.

# N-channel enhancement mode vertical D-MOS FET

## BSS138

### CHARACTERISTICS

$T_j = 25\text{ °C}$  unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0$ $I_D = 250\ \mu\text{A}$	50	-	-	V
$I_{DSS}$	drain-source leakage current	$V_{GS} = 0$ $V_{DS} = 25\ \text{V}$	-	-	0.1	$\mu\text{A}$
		$V_{GS} = 0$ $V_{DS} = 50\ \text{V}$	-	-	0.5	$\mu\text{A}$
		$V_{GS} = 0$ $V_{DS} = 50\ \text{V}$ $T_j = 125\text{ °C}$	-	-	5	$\mu\text{A}$
$I_{GSS}$	gate-source leakage current	$V_{DS} = 0$ $V_{GS} = 20\ \text{V}$	-	-	0.1	$\mu\text{A}$
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\ \text{mA}$ $V_{DS} = V_{GS}$	0.5	-	1.5	V
$R_{DS(on)}$	drain-source on resistance	$V_{GS} = 5\ \text{V}$ $I_D = 200\ \text{mA}$	-	2	3.5	$\Omega$
$ Y_{fs} $	transfer admittance	$V_{DS} = 25\ \text{V}$ $I_D = 200\ \text{mA}$ $f = 1\ \text{kHz}$	100	200	-	mS
$C_{iss}$	input capacitance	$V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	-	40	-	pF
$C_{oss}$	output capacitance	$V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	-	12	-	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	-	5	-	pF
$t_{on}$	turn-on time	$V_{CC} = 30\ \text{V}$ $I_D = 0.28\ \text{A}$ $V_{GS} = 0/5\ \text{V}$	-	16	-	ns
$t_{off}$	turn-off time	$V_{CC} = 30\ \text{V}$ $I_D = 0.28\ \text{A}$ $V_{GS} = 0/5\ \text{V}$	-	40	-	ns

# N-channel enhancement mode vertical D-MOS FET

**BSS138**

## PACKAGE OUTLINE

Dimensions in mm



## Philips Components

Data sheet	
status	Product specification
date of issue	October 1990

# BSS192

## P-channel enhancement mode vertical D-MOS transistor

### FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### DESCRIPTION

P-channel enhancement mode vertical D-MOS transistor in a SOT89 envelope, intended for use in relay, high-speed and line transformer drivers, and as a line current interruptor in telephony applications.


### PINNING - SOT89

PIN	DESCRIPTION
1	source
2	gate
3	drain

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
$-V_{DS}$	drain-source voltage		200	V
$-I_D$	drain current	DC value	150	mA
$R_{DS(on)}$	drain-source on-resistance	$-I_D = 100 \text{ mA}$ $-V_{GS} = 10 \text{ V}$	20	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	$-I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	2.8	V

### PIN CONFIGURATION



# P-channel enhancement mode vertical D-MOS transistor

## BSS192

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$-V_{DS}$	drain-source voltage		–	200	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$-I_D$	drain current	DC value	–	150	mA
$-I_{DM}$	drain current	peak value	–	600	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$ (note 1)	–	1	W
$T_{stg}$	storage temperature range		–65	150	°C
$T_j$	junction temperature		–	150	°C

### Note

1. Transistor mounted on a ceramic substrate, area 2.5 cm<sup>2</sup>, thickness 0.7 mm.

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	125	K/W

### Note

1. Transistor mounted on a ceramic substrate, area 2.5 cm<sup>2</sup>, thickness 0.7 mm.



# P-channel enhancement mode vertical D-MOS transistor

## BSS192

### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{(BR)DSS}$	drain-source breakdown voltage	$-I_D = 10\text{ }\mu\text{A}$ $V_{GS} = 0$	200	–	–	V
$-I_{DSS}$	drain-source leakage current	$-V_{DS} = 60\text{ V}$ $V_{GS} = 0$	–	–	0.2	$\mu\text{A}$
		$-V_{DS} = 200\text{ V}$ $-V_{GS} = 0.2\text{ V}$	–	0.1	60	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\text{ V}$ $V_{DS} = 0$	–	–	100	nA
$-V_{GS(th)}$	gate-source threshold voltage	$-I_D = 1\text{ mA}$ $V_{GS} = V_{DS}$	0.8	–	2.8	V
$R_{DS(on)}$	drain-source on-resistance	$-I_D = 100\text{ mA}$ $-V_{GS} = 10\text{ V}$	–	10	20	$\Omega$
$ Y_{fs} $	transfer admittance	$-I_D = 200\text{ mA}$ $-V_{DS} = 25\text{ V}$	60	200	–	mS
$C_{iss}$	input capacitance	$-V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	55	90	pF
$C_{oss}$	output capacitance	$-V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	20	30	pF
$C_{rss}$	feedback capacitance	$-V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	5	15	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$-I_D = 250\text{ mA}$ $-V_{DD} = 50\text{ V}$ $-V_{GS} = 0\text{ to }10\text{ V}$	–	5	10	ns
$t_{off}$	turn-off time	$-I_D = 250\text{ mA}$ $-V_{DD} = 50\text{ V}$ $-V_{GS} = 0\text{ to }10\text{ V}$	–	20	30	ns

**P-channel enhancement mode  
vertical D-MOS transistor**

**BSS192**




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.




Fig.4 Power derating curve.




Fig.5 Typical output characteristics;  $T_j = 25^\circ\text{C}$ .

# P-channel enhancement mode vertical D-MOS transistor

## BSS192




Fig. 6 Typical transfer characteristic;  
 $-V_{DS} = 10 \text{ V}; T_j = 25 \text{ }^\circ\text{C}.$




Fig. 7 Typical on-resistance as a function of  
 drain current;  $T_j = 25 \text{ }^\circ\text{C}.$




Fig. 8 Typical capacitances as a function of  
 drain-source voltage;  $V_{GS} = 0; f = 1 \text{ MHz};$   
 $T_j = 25 \text{ }^\circ\text{C}.$




Fig. 9 Temperature coefficient of drain-source  
 on-resistance;  $k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25 \text{ }^\circ\text{C}};$  typical  $R_{DS(on)}$   
 at  $-200 \text{ mA}/-10 \text{ V}.$



**P-channel enhancement mode  
vertical D-MOS transistor****BSS192**

Fig.10 Temperature coefficient of gate-source  
threshold voltage;  $k = \frac{-V_{GS(th)} \text{ at } T_j}{-V_{GS(th)} \text{ at } 25^\circ\text{C}}$ ; typical  
 $V_{GS(th)}$  at -1 mA.

**P-channel enhancement mode  
vertical D-MOS transistor**

**BSS192**

**PACKAGE OUTLINE**



Dimensions in mm.

Fig.11 SOT89.



## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in TO-92 variant envelope and intended for use in relay, high-speed and line-transformer drivers.

### Features

- Low  $R_{DSon}$
- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	80 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	0.5 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	1 W
Drain-source ON-resistance $I_D = 500\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	2 $\Omega$ 4 $\Omega$
Transfer admittance $I_D = 500\text{ mA}; V_{DS} = 15\text{ V}$	$ y_{fs} $	typ.	300 mS


### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.

#### Pinning:

- 1 = source  
2 = gate  
3 = drain



Note: Various pinout configurations available.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	80 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	0.5 A
Drain current (peak)	$I_{DM}$	max.	1.0 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	125 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $I_D = 100\text{ }\mu\text{A}; V_{GS} = 0$	$V_{(BR)DSS}$	min.	80 V
Drain-source leakage current $V_{DS} = 60\text{ V}; V_{GS} = 0$	$I_{DSS}$	max.	10 $\mu\text{A}$
Gate-source leakage current $V_{GS} = 20\text{ V}; V_{DS} = 0$	$I_{GSS}$	max.	100 nA
Gate threshold voltage $I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$V_{GS(th)}$	min. max.	1.5 V 3.5 V
Drain-source ON-resistance (see Fig. 4) $I_D = 500\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	2.0 $\Omega$ 4.0 $\Omega$
Transfer admittance $I_D = 500\text{ mA}; V_{DS} = 15\text{ V}$	$ y_{fs} $	typ.	300 mS
Input capacitance at $f = 1\text{ MHz}$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{iss}$	typ. max.	45 pF 60 pF
Output capacitance at $f = 1\text{ MHz}$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max.	30 pF 45 pF
Feedback capacitance at $f = 1\text{ MHz}$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max.	8 pF 12 pF
Switching times (see Figs 2 and 3) $I_D = 500\text{ mA}; V_{DD} = 50\text{ V}; V_{GS} = 0\text{ to }10\text{ V}$	$t_{on}$ $t_{off}$	max.	10 ns 15 ns

**Note**

1. Transistor mounted on printed-circuit board, max. lead length 4 mm, mounting pad for drain lead min. 10 mm x 10 mm.






Fig. 2 Switching times test circuit.




Fig. 3 Input and output waveforms.




Fig. 4  $T_j = 25^\circ\text{C}$ ; typical values.




Fig. 5  $T_j = 25^\circ\text{C}$ ; typical values at  $V_{DS} = 10\text{ V}$ .




Fig. 6  $T_j = 25^\circ\text{C}$ ; typical values.




Fig. 7 Power derating curve.




Fig. 8  $k = \frac{R_{DS\ on\ at\ T_j}}{R_{DS\ on\ at\ 25\ ^\circ C}}$ ; typ. values at 500 mA/10 V.




Fig. 9  $k = \frac{V_{GS(th)\ at\ T_j}}{V_{GS(th)\ at\ 25\ ^\circ C}}$ ;  $V_{GS(th)}$  at 1 mA; typical values.




Fig. 10  $T_j = 25\ ^\circ C$ ;  $V_{GS} = 0$ ;  $f = 1\ MHz$ ; typical values.

## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in TO-92 variant envelope and designed for use in telephone ringer circuits and for application with relay, high-speed and line-transformer drivers.

**Features**

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown
- Low  $R_{DSon}$

**QUICK REFERENCE DATA**

Drain-source voltage	$V_{DS}$	max.	80 V
Drain-source voltage (non-repetitive peak; $t_p \leq 2$ ms)	$V_{DS(SM)}$	max.	100 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	300 mA
Total power dissipation up to $T_{amb} = 25$ °C	$P_{tot}$	max.	0.83 W
Drain-source ON-resistance $I_D = 150$ mA; $V_{GS} = 5$ V	$R_{DSon}$	typ.	7 $\Omega$
		max.	10 $\Omega$
Transfer admittance $I_D = 200$ mA; $V_{DS} = 5$ V	$ y_{fs} $	typ.	150 mS


**MECHANICAL DATA**

Dimensions in mm

Fig. 1 TO-92 variant.

**Pinning:**

- 1 = source  
2 = gate  
3 = drain



**Note:** Various pinout configurations available.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	80 V
Drain-source voltage (non-repetitive peak; $t_p \leq 2$ ms)	$V_{DS(SM)}$	max.	100 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	300 mA
Drain current (peak)	$I_{DM}$	max.	600 mA
Total power dissipation up to $T_{amb} = 25$ °C (note 1)	$P_{tot}$	max.	0.83 W
Storage temperature range	$T_{stg}$		-65 to + 150 °C
Junction temperature	$T_j$	max.	150 °C

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	150 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_j = 25$  °C unless otherwise specified

Drain-source breakdown voltage $I_D = 100$ $\mu$ A; $V_{GS} = 0$	$V_{(BR)DSS}$	min.	80 V
Drain-source leakage current $V_{DS} = 60$ V; $V_{GS} = 0$	$I_{DSS}$	max.	1.0 $\mu$ A
Gate-source leakage current $V_{GS} = 20$ V; $V_{DS} = 0$	$I_{GSS}$	max.	100 nA
Gate threshold voltage $I_D = 1$ mA; $V_{DS} = V_{GS}$	$V_{GS(th)}$	min. max.	1.5 V 3.5 V
Drain-source ON-resistance (see Fig. 4) $I_D = 150$ mA; $V_{GS} = 5$ V	$R_{DSon}$	typ. max.	7 $\Omega$ 10 $\Omega$
Transfer admittance $I_D = 200$ mA; $V_{DS} = 5$ V	$ y_{fs} $	typ.	150 mS
Input capacitance at $f = 1$ MHz $V_{DS} = 10$ V; $V_{GS} = 0$	$C_{iss}$	typ. max.	15 pF 30 pF
Output capacitance at $f = 1$ MHz $V_{DS} = 10$ V; $V_{GS} = 0$	$C_{oss}$	typ. max.	13 pF 20 pF
Feedback capacitance at $f = 1$ MHz $V_{DS} = 10$ V; $V_{GS} = 0$	$C_{rss}$	typ. max.	3 pF 6 pF
Switching times (see Figs 2 and 3) $I_D = 200$ mA; $V_{DD} = 50$ V; $V_{GS} = 0$ to 10 V	$t_{on}$	typ. max.	4 ns 10 ns
	$t_{off}$	typ. max.	4 ns 10 ns

**Note**

1. Transistor mounted on printed-circuit board, max. lead length 4 mm.




Fig. 2 Switching times test circuit.




Fig. 3 Input and output waveforms.




Fig. 4  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig. 5  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig. 6  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig. 7 Power derating curve.




Fig. 8  $k = \frac{R_{DS\ on\ at\ T_j}}{R_{DS\ on\ at\ 25\ ^\circ C}}$ ; typ. values at 150 mA/5 V.




Fig. 9  $k = \frac{V_{GS(th)\ at\ T_j}}{V_{GS(th)\ at\ 25\ ^\circ C}}$ ;  $V_{GS(th)\ at\ 1\ mA}$ ; typical values.




Fig. 10  $T_j = 25\ ^\circ C$ ;  $V_{GS} = 0$ ;  $f = 1\ MHz$ ; typical values.

## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in TO-92 variant envelope and designed for use as line current interrupter in telephone sets and for application in relay, high-speed and line-transformer drivers.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	250 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	1 W
Drain-source ON-resistance $I_D = 250\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	6 $\Omega$ 12 $\Omega$
Transfer admittance $I_D = 250\text{ mA}; V_{DS} = 15\text{ V}$	$ Y_{fs} $	typ.	250 mS


### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.

#### Pinning:

- 1 = source  
2 = gate  
3 = drain



Note: Various pinout configurations available.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	250 mA
Drain current (peak)	$I_{DM}$	max.	800 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		-65 to +150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	125 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $I_D = 100\text{ }\mu\text{A}; V_{GS} = 0$	$V_{(BR)DSS}$	min.	200 V
Drain-source leakage current $V_{DS} = 160\text{ V}; V_{GS} = 0$	$I_{DSS}$	max.	10 $\mu\text{A}$
Gate-source leakage current $V_{GS} = 20\text{ V}; V_{DS} = 0$	$I_{GSS}$	max.	100 nA
Gate threshold voltage $I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$V_{GS(th)}$	min. max.	0.8 V 2.8 V
Drain-source ON-resistance (see Fig. 4) $I_D = 250\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	6 $\Omega$ 12 $\Omega$
Transfer admittance $I_D = 250\text{ mA}; V_{DS} = 15\text{ V}$	$ y_{fs} $	typ.	250 mS
Input capacitance at $f = 1\text{ MHz}$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{iss}$	typ. max.	70 pF 90 pF
Output capacitance at $f = 1\text{ MHz}$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max.	20 pF 30 pF
Feedback capacitance at $f = 1\text{ MHz}$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max.	5 pF 10 pF
Switching times (see Figs 2 and 3) $I_D = 250\text{ mA}; V_{DD} = 50\text{ V}; V_{GS} = 0\text{ to }10\text{ V}$	$t_{on}$	typ. max.	4 ns 10 ns
	$t_{off}$	typ. max.	15 ns 25 ns

**Note**

1. Transistor mounted on printed circuit board, max. lead length 4 mm, mounting pad for collector lead min. 10 mm x 10 mm.






Fig. 2 Switching times test circuit.




Fig. 3 Input and output waveforms.




Fig. 4  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig. 5  $T_j = 25\text{ }^\circ\text{C}$ ;  $V_{DS} = 10\text{ V}$ ; typical values.




Fig. 6  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig. 7 Power derating curve.




Fig. 8  $k = \frac{R_{DS\ on\ at\ T_j}}{R_{DS\ on\ at\ 25\ ^\circ C}}$ ; at 400 mA/10 V; typical values.




Fig. 9  $k = \frac{V_{GS(th)\ at\ T_j}}{V_{GS(th)\ at\ 25\ ^\circ C}}$ ; V<sub>GS(th)</sub> at 1 mA; typical values.




Fig. 10 T<sub>j</sub> = 25 °C; V<sub>GS</sub> = 0; f = 1 MHz; typical values.

## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in TO-92 variant envelope and designed for use as line current interrupter in telephone sets and for application in relay, high-speed and line-transformer drivers.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	180 V
Drain-source voltage (non-repetitive peak; $t_p \leq 2$ ms)	$V_{DS(SM)}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	300 mA
Total power dissipation up to $T_{amb} = 25$ °C	$P_{tot}$	max.	1 W
Drain-source ON-resistance $I_D = 15$ mA; $V_{GS} = 3$ V	$R_{DS(on)}$	typ.	7 $\Omega$
		max.	10 $\Omega$
Transfer admittance $I_D = 300$ mA; $V_{DS} = 15$ V	$ y_{fs} $	typ.	250 mS


### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.

#### Pinning:

- 1 = source
- 2 = gate
- 3 = drain



Note: Various pinout configurations available.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	180 V
Drain-source voltage (non-repetitive peak; $t_p \leq 2$ ms)	$V_{DS(SM)}$	max.	200 V
Gate source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	300 mA
Drain current (peak)	$I_{DM}$	max.	800 mA
Total power dissipation up to $T_{amb} = 25$ °C (note 1)	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		-65 to + 150 °C
Junction temperature	$T_j$	max.	150 °C

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	125 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_j = 25$  °C unless otherwise specified

Drain-source breakdown voltage $I_D = 100$ $\mu$ A; $V_{GS} = 0$	$V_{(BR)DSS}$	min.	180 V
Drain-source leakage current $V_{DS} = 120$ V; $V_{GS} = 0$	$I_{DSS}$	max.	10 $\mu$ A
Gate-source leakage current $V_{GS} = 20$ V; $V_{DS} = 0$	$I_{GSS}$	max.	100 nA
Gate threshold voltage $I_D = 100$ $\mu$ A; $V_{DS} = V_{GS}$	$V_{GS(th)}$	min. max.	0.7 V 2.4 V
Drain-source ON-resistance (see Fig. 4) $I_D = 15$ mA; $V_{GS} = 3$ V	$R_{DSon}$	typ. max.	7 $\Omega$ 10 $\Omega$
$I_D = 300$ mA; $V_{GS} = 10$ V	$R_{DSon}$	typ.	6 $\Omega$
Transfer admittance $I_D = 300$ mA; $V_{DS} = 15$ V	$ y_{fs} $	typ.	250 mS
Input capacitance at $f = 1$ MHz $V_{DS} = 10$ V; $V_{GS} = 0$	$C_{iss}$	typ. max.	50 pF 65 pF
Output capacitance at $f = 1$ MHz $V_{DS} = 10$ V; $V_{GS} = 0$	$C_{oss}$	typ. max.	20 pF 30 pF
Feedback capacitance at $f = 1$ MHz $V_{DS} = 10$ V; $V_{GS} = 0$	$C_{rss}$	typ. max.	6 pF 10 pF
Switching times (see Figs 2 and 3) $I_D = 300$ mA; $V_{DD} = 50$ V; $V_{GS} = 0$ to 10 V	$t_{on}$ $t_{off}$	max. max.	10 ns 15 ns

**Note**

1. Transistor mounted on printed circuit board, max. lead length 4 mm, mounting pad for drain lead min. 10 mm x 10 mm.




Fig. 2 Switching times test circuit.




Fig. 3 Input and output waveforms.




Fig. 4  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig. 5  $T_j = 25\text{ }^\circ\text{C}$ ;  $V_{DS} = 10\text{ V}$ ; typ. values.




Fig. 6  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig. 7 Power derating curve.




Fig. 8  $k = \frac{R_{DS\ on\ at\ T_j}}{R_{DS\ on\ at\ 25\ ^\circ C}}$ ; typical values.




Fig. 9  $k = \frac{V_{GS(th)\ at\ T_j}}{V_{GS(th)\ at\ 25\ ^\circ C}}$ ;  $V_{GS(th)}$  at 0,1 mA; typical values.




Fig. 10  $T_j = 25\ ^\circ C$ ;  $V_{GS} = 0$ ;  $f = 1\ MHz$ ; typical values.

## HIGH-VOLTAGE N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

High-voltage N-channel vertical D-MOS transistor in plastic TO-126 envelope and intended for use in relay, high-speed and line-transformer drivers.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching, low power switching losses
- No second breakdown

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	450 V
Drain-source voltage (non-repetitive peak; $t_p \leq 50 \mu s$ )	$V_{DS(SM)}$	max.	525 V
Gate-source voltage (open drain)	$V_{GS0}$	max.	20 V
Drain current (d.c.)	$I_D$	max.	0,75 A
Total power dissipation up to $T_{mb} = 75 \text{ }^\circ\text{C}$	$P_{tot}$	max.	15 W
Drain-source ON-resistance $I_D = 500 \text{ mA}; V_{GS} = 10 \text{ V}$	$R_{DSon}$	typ.	15 $\Omega$
Transfer admittance $I_D = 250 \text{ mA}; V_{DS} = 20 \text{ V}; f = 1 \text{ kHz}$	$ y_{fs} $	typ.	400 mS



### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-126.

Drain connected  
to mounting base.

Pinning;  
1 = source  
2 = drain  
3 = gate



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	450 V
Drain-source voltage (non-repetitive peak; $t_p \leq 50 \mu s$ )	$V_{DS(SM)}$	max.	525 V
Gate-source voltage (open drain)	$V_{GSO}$	max.	20 V
Drain current (d.c.)	$I_D$	max.	0,75 A
Drain current (peak)	$I_{DM}$	max.	1,5 A
Total power dissipation up to $T_{mb} = 75 \text{ }^\circ\text{C}$	$P_{tot}$	max.	15 W
Storage temperature	$T_{stg}$	-65 to +150	$^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient	$R_{th j-a}$	100 K/W
From junction to mounting base	$R_{th j-mb}$	5 K/W

**CHARACTERISTICS**

$T_j = 25 \text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $I_D = 100 \mu A; V_{GS} = 0$	$V(BR)_{DS}$	>	450 V
Drain-source leakage current $V_{DS} = 350 \text{ V}; V_{GS} = 0$	$I_{DSS}$	<	25 $\mu A$
Gate-source leakage current $V_{GS} = 20 \text{ V}; V_{DS} = 0$	$I_{GSS}$	<	100 nA
Gate-source cut-off voltage $I_D = 1 \text{ mA}; V_{DS} = V_{GS}$	$V(P)_{GS}$	> <	2,0 V 4,0 V
Drain-source ON-resistance (see Fig. 4) $I_D = 100 \text{ mA}; V_{GS} = 10 \text{ V}$	$R_{DSon}$	typ. <	10 $\Omega$ 14 $\Omega$
$I_D = 500 \text{ mA}; V_{GS} = 10 \text{ V}$	$R_{DSon}$	typ.	15 $\Omega$
Transfer admittance at $f = 1 \text{ kHz}$ $I_D = 250 \text{ mA}; V_{DS} = 20 \text{ V}$	$ y_{fs} $	typ.	400 mS
Input capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 10 \text{ V}; V_{GS} = 0$	$C_{is}$	typ. <	75 pF 100 pF
Output capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 10 \text{ V}; V_{GS} = 0$	$C_{os}$	typ. <	25 pF 35 pF
Feedback capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 10 \text{ V}; V_{GS} = 0$	$C_{rs}$	typ. <	3 pF 5 pF
Switching times (see Figs 2 and 3) $I_D = 100 \text{ mA}; V_{DS} = 200 \text{ V}; V_{GS} = 0 \text{ to } 10 \text{ V}$	$t_{on}$	<	10 ns
	$t_{off}$	<	100 ns






Fig. 2 Switching times test circuit.




Fig. 3 Input and output waveforms.




Fig. 4  $T_j = 25^\circ\text{C}$ ; typical values.




Fig. 5  $T_j = 25^\circ\text{C}$ ;  $V_{DS} = 20\text{ V}$ ; typical values.




Fig. 6  $T_j = 25^\circ\text{C}$ ; typical values.




Fig. 7 Power derating curve.




Fig. 8  $k = \frac{R_{DS\ on\ at\ T_j}}{R_{DS\ on\ at\ 25\ ^\circ C}}$ ; typical values.




Fig. 9  $k = \frac{V_{GS(th)\ at\ T_j}}{V_{GS(th)\ at\ 25\ ^\circ C}}$ ;  $V_{GS(th)}$  at 1 mA; typical values.




Fig. 10  $T_j = 25\ ^\circ C$ ;  $V_{GS} = 0$ ;  $f = 1\ MHz$ ; typical values.

## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in SOT89 envelope and designed for use as Surface Mounted Device (SMD) in thin and thick-film circuits for application with relay, high-speed and line-transformer drivers.

### Features

- Low  $R_{DS\ on}$
- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown

### QUICK REFERENCE DATA


Drain-source voltage	$V_{DS}$	max.	80 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	0.5 A
Total power dissipation up to $T_{amb} = 25\ ^\circ\text{C}$	$P_{tot}$	max.	1 W
Drain-source ON-resistance $I_D = 500\ \text{mA}; V_{GS} = 10\ \text{V}$	$R_{DSon}$	typ. max.	2.0 $\Omega$ 4.0 $\Omega$
Transfer admittance $I_D = 500\ \text{mA}; V_{DS} = 15\ \text{V}$	$ y_{fs} $	typ.	300 mS

### MECHANICAL DATA


Fig.1 SOT89.

#### Pinning

- 1 = source  
2 = gate  
3 = drain



Marking: KM



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	80 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	0.5 A
Drain current (peak)	$I_{DM}$	max.	1.0 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	125 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $I_D = 100\text{ }\mu\text{A}; V_{GS} = 0$	$V_{(BR)DSS}$	min.	80 V
Drain-source leakage current $V_{DS} = 60\text{ V}; V_{GS} = 0$	$I_{DSS}$	max.	10 $\mu\text{A}$
Gate-source leakage current $V_{GS} = 20\text{ V}; V_{DS} = 0$	$I_{GSS}$	max.	100 nA
Gate threshold voltage $I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$V_{GS(th)}$	min. max.	1.5 V 3.5 V
Drain-source ON-resistance $I_D = 500\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	2.0 $\Omega$ 4.0 $\Omega$
Transfer admittance $I_D = 500\text{ mA}; V_{DS} = 15\text{ V}$	$ y_{fs} $	typ.	300 mS
Input capacitance at $f = 1\text{ MHz}$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{iss}$	typ. max.	45 pF 60 pF
Output capacitance at $f = 1\text{ MHz}$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max.	30 pF 45 pF
Feedback capacitance at $f = 1\text{ MHz}$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max.	8 pF 12 pF
Switching times (see Figs 2 and 3) $I_D = 500\text{ mA}; V_{DD} = 50\text{ V}; V_{GS} = 0\text{ to }10\text{ V}$	$t_{on}$ $t_{off}$	max.	10 ns 15 ns

**Note**

1. Transistors mounted on a substrate with surface area of 2.5 cm<sup>2</sup> and thickness of 0.7 mm.




Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.




Fig.4  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.5  $T_j = 25\text{ }^\circ\text{C}$ ; typical values at  $V_{DS} = 10\text{ V}$ .




Fig.6  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.7 Power derating curve.




Fig.8  $k = \frac{R_{DS\ on\ at\ T_j}}{R_{DS\ on\ at\ 25\ ^\circ C}}$ ; typ. values.  
at 500 mA/10 V.




Fig.9  $k = \frac{V_{GS(th)\ at\ T_j}}{V_{GS(th)\ at\ 25\ ^\circ C}}$ ;  $V_{GS(th)}$  at 1 mA;  
typical values.




Fig.10 T<sub>j</sub> = 25 °C; V<sub>GS</sub> = 0; f = 1 MHz; typical values.

## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in SOT23 envelope and designed for use as Surface Mounted Device (SMD) in thin and thick-film circuits for telephone ringer and for application with relay, high-speed and line transformer drivers.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown
- Low  $R_{DS\ on}$


### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	80 V
Drain-source voltage (non-repetitive peak; $t_p \leq 2\text{ ms}$ )	$V_{DS(SM)}$	max.	100 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	175 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	300 mW
Drain-source ON-resistance $I_D = 150\text{ mA}; V_{GS} = 5\text{ V}$	$R_{DSon}$	typ. max.	7 $\Omega$ 10 $\Omega$
Transfer admittance $I_D = 175\text{ mA}; V_{DS} = 5\text{ V}$	$ y_{fs} $	typ.	150 mS

### MECHANICAL DATA

Fig.1 SOT23.

Dimensions in mm  
Marking: 02p



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	80 V
Drain-source voltage (non-repetitive peak; $t_p \leq 2$ ms)	$V_{DS(SM)}$	max.	100 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	175 mA
Drain current (peak)	$I_{DM}$	max.	600 mA
Total power dissipation up to $T_{amb} = 25$ °C (note 1)	$P_{tot}$	max.	300 mW
Storage temperature range	$T_{stg}$	-65 to + 150	°C
Junction temperature	$T_j$	max.	150 °C

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	430 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_j = 25$  °C unless otherwise specified

Drain-source breakdown voltage $I_D = 100$ $\mu$ A; $V_{GS} = 0$	$V_{(BR)DSS}$	min.	80 V
Drain-source leakage current $V_{DS} = 60$ V; $V_{GS} = 0$	$I_{DSS}$	max.	1.0 $\mu$ A
Gate-source leakage current $V_{GS} = 20$ V; $V_{DS} = 0$	$I_{GSS}$	max.	100 nA
Gate-source cut-off voltage $I_D = 1$ mA; $V_{DS} = V_{GS}$	$V_{(P)GS}$	min. max.	1.5 V 3.5 V
Drain-source ON-resistance $I_D = 150$ mA; $V_{GS} = 5$ V	$R_{DSon}$	typ. max.	7 $\Omega$ 10 $\Omega$
Transfer admittance $I_D = 175$ mA; $V_{DS} = 5$ V	$ y_{fs} $	typ.	150 mS
Input capacitance at $f = 1$ MHz $V_{DS} = 10$ V; $V_{GS} = 0$	$C_{iss}$	typ. max.	15 pF 30 pF
Output capacitance at $f = 1$ MHz $V_{DS} = 10$ V; $V_{GS} = 0$	$C_{oss}$	typ. max.	13 pF 20 pF
Feedback capacitance at $f = 1$ MHz $V_{DS} = 10$ V; $V_{GS} = 0$	$C_{rss}$	typ. max.	3 pF 6 pF
Switching times (see Figs 2 and 3) $I_D = 175$ mA; $V_{DD} = 50$ V; $V_{GS} = 0$ to 10 V	$t_{on}$	typ. max.	4 ns 10 ns
	$t_{off}$	typ. max.	4 ns 10 ns

**Note**

1. Transistors mounted on a ceramic substrate of 7 mm x 5 mm x 0.7 mm.






Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.




Fig.4  $T_j = 25^\circ\text{C}$ ; typical values.




Fig.5  $T_j = 25^\circ\text{C}$ ; typical values.




Fig.6  $T_j = 25^\circ\text{C}$ ; typical values.




Fig.7 Power derating curve.




Fig.8  $k = \frac{R_{DS\ on\ at\ T_j}}{R_{DS\ on\ at\ 25\ ^\circ C}}$ ; typ. values at 150 mA/5 V.




Fig.9  $k = \frac{V_{GS(th)\ at\ T_j}}{V_{GS(th)\ at\ 25\ ^\circ C}}$ ;  $V_{GS(th)}$  at 1 mA; typical values.




Fig.10 T<sub>j</sub> = 25 °C; V<sub>GS</sub> = 0; f = 1 MHz; typical values.

## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel vertical D-MOS transistor in SOT89 envelope and designed for use as line current interrupter in telephone sets and for application in relay, high-speed and line-transformer drivers.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown

### QUICK REFERENCE DATA


Drain-source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	250 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	1 W
Drain-source ON-resistance $I_D = 250\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	6 $\Omega$ 12 $\Omega$
Transfer admittance $I_D = 250\text{ mA}; V_{DS} = 15\text{ V}$	$ y_{fs} $	typ.	250 mS

### MECHANICAL DATA


Dimensions in mm

Fig. 1 SOT89.

Pinning:  
1 = source  
2 = gate  
3 = drain



Marking: KN



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	250 mA
Drain current (peak)	$I_{DM}$	max.	800 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		-65 to +150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	125 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $I_D = 100\text{ }\mu\text{A}; V_{GS} = 0$	$V_{(BR)DSS}$	min.	200 V
Drain-source leakage current $V_{DS} = 160\text{ V}; V_{GS} = 0$	$I_{DSS}$	max.	10 $\mu\text{A}$
Gate-source leakage current $V_{GS} = 20\text{ V}; V_{DS} = 0$	$I_{GSS}$	max.	100 nA
Gate threshold voltage $I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$V_{GS(th)}$	min. max.	0.8 V 2.8 V
Drain-source ON-resistance $I_D = 250\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	6 $\Omega$ 12 $\Omega$
Transfer admittance $I_D = 250\text{ mA}; V_{DS} = 15\text{ V}$	$ y_{fs} $	typ.	250 mS
Input capacitance at $f = 1\text{ MHz}$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{iss}$	typ. max.	70 pF 90 pF
Output capacitance at $f = 1\text{ MHz}$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max.	20 pF 30 pF
Feedback capacitance at $f = 1\text{ MHz}$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max.	5 pF 10 pF
Switching times (see Figs 2 and 3) $I_D = 250\text{ mA}; V_{DD} = 50\text{ V}; V_{GS} = 0\text{ to }10\text{ V}$	$t_{on}$	typ. max.	4 ns 10 ns
	$t_{off}$	typ. max.	15 ns 25 ns

**Note**

1. Transistor mounted on a ceramic substrate with area of 2.5 cm<sup>2</sup> and thickness of 0.7 mm.




Fig. 2 Switching times test circuit.




Fig. 3 Input and output waveforms.




Fig. 4  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig. 5  $T_j = 25\text{ }^\circ\text{C}$ ;  $V_{DS} = 10\text{ V}$ ; typical values.




Fig. 6  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig. 7 Power derating curve.




Fig. 8  $k = \frac{R_{DS\ on\ at\ T_j}}{R_{DS\ on\ at\ 25\ ^\circ C}}$ ; at 400 mA/10 V; typical values.




Fig. 9  $k = \frac{V_{GS(th)\ at\ T_j}}{V_{GS(th)\ at\ 25\ ^\circ C}}$ ; V<sub>GS(th)</sub> at 1 mA; typical values.




Fig. 10 T<sub>j</sub> = 25 °C; V<sub>GS</sub> = 0; f = 1 MHz; typical values.

## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in SOT89 envelope and designed for use as Surface Mounted Device (SMD) in thin and thick-film circuits for application with relay, high-speed and line-transformer drivers.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown

### QUICK REFERENCE DATA


Drain-source voltage	$V_{DS}$	max.	180 V
Drain-source voltage (non-repetitive peak; $t_p \leq 2$ ms)	$V_{DS(SM)}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	300 mA
Total power dissipation up to $T_{amb} = 25$ °C	$P_{tot}$	max.	1 W
Drain-source ON-resistance $I_D = 15$ mA; $V_{GS} = 3$ V	$R_{DSon}$	typ. max.	7 $\Omega$ 10 $\Omega$
Transfer admittance $I_D = 300$ mA; $V_{DS} = 15$ V	$ y_{fs} $	typ.	250 mS

### MECHANICAL DATA


Fig.1 SOT89.

#### Pinning

- 1 = source  
2 = gate  
3 = drain



Marking: K0



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	180 V
Drain-source voltage (non-repetitive peak; $t_p \leq 2$ ms)	$V_{DS(SM)}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	300 mA
Drain current (peak)	$I_{DM}$	max.	800 mA
Total power dissipation up to $T_{amb} = 25$ °C (note 1)	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		-65 to + 150 °C
Junction temperature	$T_j$	max.	150 °C

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	125 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_j = 25$  °C unless otherwise specified

Drain-source breakdown voltage $I_D = 100$ $\mu$ A; $V_{GS} = 0$	$V_{(BR)DSS}$	min.	180 V
Drain-source leakage current $V_{DS} = 120$ V; $V_{GS} = 0$	$I_{DSS}$	max.	10 $\mu$ A
Gate-source leakage current $V_{GS} = 20$ V; $V_{DS} = 0$	$I_{GSS}$	max.	100 nA
Gate threshold voltage $I_D = 100$ $\mu$ A; $V_{DS} = V_{GS}$	$V_{GS(th)}$	min. max.	0.7 V 2.7 V
Drain-source ON-resistance $I_D = 15$ mA; $V_{GS} = 3$ V	$R_{DSon}$	typ. max.	7 $\Omega$ 10 $\Omega$
$I_D = 300$ mA; $V_{GS} = 10$ V	$R_{DSon}$	typ.	6 $\Omega$
Transfer admittance $I_D = 300$ mA; $V_{DS} = 15$ V	$ y_{fs} $	typ.	250 mS
Input capacitance at $f = 1$ MHz $V_{DS} = 10$ V; $V_{GS} = 0$	$C_{iss}$	typ. max.	50 pF 65 pF
Output capacitance at $f = 1$ MHz $V_{DS} = 10$ V; $V_{GS} = 0$	$C_{oss}$	typ. max.	20 pF 30 pF
Feedback capacitance at $f = 1$ MHz $V_{DS} = 10$ V; $V_{GS} = 0$	$C_{rss}$	typ. max.	6 pF 10 pF
Switching times (see Figs 2 and 3) $I_D = 300$ mA; $V_{DD} = 50$ V; $V_{GS} = 0$ to 10 V	$t_{on}$ $t_{off}$	max. max.	10 ns 15 ns

1. Transistors mounted on a ceramic substrate with area of 2.5 cm<sup>2</sup> and thickness of 0.7 mm.






Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.




Fig.4  $T_j = 25^\circ\text{C}$ ; typical values.




Fig.5  $T_j = 25^\circ\text{C}$ ;  $V_{DS} = 10\text{ V}$ ; typ. values.




Fig.6  $T_j = 25^\circ\text{C}$ ; typical values.




Fig.7 Power derating curve.




Fig.8  $k = \frac{R_{DS\ on\ at\ T_j}}{R_{DS\ on\ at\ 25\ ^\circ C}}$ ; typical values.




Fig.9  $k = \frac{V_{GS(th)}\ at\ T_j}{V_{GS(th)}\ at\ 25\ ^\circ C}$ ;  $V_{GS(th)}$  at 0.1 mA; typical values.




Fig.10  $T_j = 25\ ^\circ C$ ;  $V_{GS} = 0$ ;  $f = 1\ MHz$ ; typical values.

## P-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

P-channel vertical D-MOS transistor in TO-92 variant envelope and intended for use in relay, high-speed and line-transformer drivers.

### Features

- Very low  $R_{DSon}$
- Direct interface to C-MOS
- High-speed switching
- No second breakdown

### QUICK REFERENCE DATA

Drain-source voltage	$-V_{DS}$	max.	60 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$-I_D$	max.	0.3 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	1 W
Drain-source ON-resistance $-I_D = 200\text{ mA}; -V_{GS} = 10\text{ V}$	$R_{DSon}$	typ.	4,5 $\Omega$
		max.	6 $\Omega$
Transfer admittance $-I_D = 200\text{ mA}; -V_{DS} = 15\text{ V}$	$ y_{fs} $	typ.	200 mS


### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.

#### Pinning

- 1 = source  
2 = gate  
3 = drain



Note: Various pinout configurations available.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$-V_{DS}$	max.	60 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$-I_D$	max.	0.3 A
Drain current (peak)	$-I_{DM}$	max.	0.8 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		-65 to +150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	125 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $-I_D = 100\ \mu\text{A}; -V_{GS} = 0$	$-V_{(BR)DSS}$	min.	60 V
Drain-source leakage current $-V_{DS} = 45\text{ V}; V_{GS} = 0$	$-I_{DSS}$	max.	10 $\mu\text{A}$
Gate-source leakage current $-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS}$	max.	100 nA
Gate threshold voltage $-I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$-V_{GS(th)}$	min. max.	1.5 V 3.5 V
Drain-source ON-resistance $-I_D = 200\text{ mA}; -V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	4.5 $\Omega$ 6 $\Omega$
Transfer admittance $-I_D = 200\text{ mA}; -V_{DS} = 15\text{ V}$	$ y_{fs} $	typ.	200 mS
Input capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{iss}$	typ. max.	55 pF 70 pF
Output capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max.	30 pF 45 pF
Feedback capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max.	8 pF 12 pF
Switching times (see Figs 2 and 3) $-I_D = 200\text{ mA}; -V_{DD} = 50\text{ V}; -V_{GS} = 0\text{ to }10\text{ V}$	$t_{on}$ $t_{off}$	typ. typ.	4 ns 20 ns

**Note**

1. Transistor mounted on printed-circuit board, max. lead length 4 mm, mounting pad for drain lead min. 10 mm x 10 mm.




Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.




Fig.4 Drain current vs ON-resistance.  
T<sub>j</sub> = 25 °C; typical values.




Fig.5 Transfer characteristics.  
T<sub>j</sub> = 25 °C; -V<sub>DS</sub> = 10 V; typical values.




Fig.6 Output characteristics. T<sub>j</sub> = 25 °C; typical values.



## P-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

P-channel vertical D-MOS transistor in TO-92 variant envelope and intended for use in relay, high-speed and line-transformer drivers.

### Features

- Very low  $R_{DSon}$
- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown

### QUICK REFERENCE DATA

Drain-source voltage	$-V_{DS}$	max.	50 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$-I_D$	max.	0.25 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	0.83 W
Drain-source ON-resistance $-I_D = 200\text{ mA}; -V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	7.5 $\Omega$ 10 $\Omega$
Transfer admittance $-I_D = 200\text{ mA}; -V_{DS} = 15\text{ V}$	$ y_{fs} $	typ.	125 mS


### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.

#### Pinning

- 1 = source
- 2 = gate
- 3 = drain



Note: Various pinout configurations available.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$-V_{DS}$	max.	50 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$-I_D$	max.	0.25 A
Drain current (peak)	$-I_{DM}$	max.	0.5 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	0.83 W
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	150 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $-I_D = 100\text{ }\mu\text{A}; V_{GS} = 0$	$-V_{(BR)DSS}$	min.	50 V
Drain-source leakage current $-V_{DS} = 40\text{ V}; V_{GS} = 0$	$-I_{DSS}$	max.	10 $\mu\text{A}$
Gate-source leakage current $-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS}$	max.	100 nA
Gate threshold voltage $-I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$-V_{GS(th)}$	min. max.	1.5 V 3.5 V
Drain-source ON-resistance $-I_D = 200\text{ mA}; -V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	7.5 $\Omega$ 10 $\Omega$
Transfer admittance $-I_D = 200\text{ mA}; -V_{DS} = 15\text{ V}$	$ Y_{fs} $	typ.	125 mS
Input capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{iss}$	typ. max.	30 pF 45 pF
Output capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max.	20 pF 30 pF
Feedback capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max.	5 pF 10 pF
Switching times (see Figs 2 and 3) $-I_D = 200\text{ mA}; -V_{DD} = 40\text{ V}; -V_{GS} = 0\text{ to }10\text{ V}$	$t_{on}$ $t_{off}$	typ. typ.	4 ns 10 ns

**Note**

1. Transistor mounted on printed-circuit board, max. lead length 4 mm.






Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.




Fig.4 Drain current vs ON-resistance.  
 $T_j = 25^\circ\text{C}$ ; typical values.




Fig.5 Transfer characteristics.  
 $T_j = 25^\circ\text{C}$ ;  $-V_{DS} = 10\text{ V}$ ; typical values.




Fig.6 Output characteristics.  $T_j = 25^\circ\text{C}$ ; typical values.



## P-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

P-channel vertical D-MOS transistor in SOT89 envelope and intended for use in relay, high-speed and line-transformer drivers, using SMD technology.

### Features

- Very low  $R_{DSon}$
- Direct interface to C-MOS
- High-speed switching
- No second breakdown

### QUICK REFERENCE DATA


Drain-source voltage	$-V_{DS}$	max.	60 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$-I_D$	max.	0,3 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	1 W
Drain-source ON-resistance $-I_D = 200\text{ mA}; -V_{GS} = 10\text{ V}$	$R_{DSon}$	typ.	4,5 $\Omega$
		max.	6 $\Omega$
Transfer admittance $-I_D = 200\text{ mA}; -V_{DS} = 15\text{ V}$	$ y_{fs} $	typ.	200 mS

### MECHANICAL DATA


Dimensions in mm

Fig. 1 SOT89.

Pinning:  
1 = source  
2 = gate  
3 = drain



marking: LM



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$-V_{DS}$	max.	60 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$-I_D$	max.	0.3 A
Drain current (peak)	$-I_{DM}$	max.	0.8 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	125 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $-I_D = 100\text{ }\mu\text{A}; -V_{GS} = 0$	$-V_{(BR)DSS}$	min.	60 V
Drain-source leakage current $-V_{DS} = 45\text{ V}; V_{GS} = 0$	$-I_{DSS}$	max.	10 $\mu\text{A}$
Gate-source leakage current $-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS}$	max.	100 nA
Gate threshold voltage $-I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$-V_{GS(th)}$	min. max.	1.5 V 3.5 V
Drain-source ON-resistance $-I_D = 200\text{ mA}; -V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	4.5 $\Omega$ 6 $\Omega$
Transfer admittance $-I_D = 200\text{ mA}; -V_{DS} = 15\text{ V}$	$ y_{fs} $	typ.	200 mS
Input capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{iss}$	typ. max.	55 pF 70 pF
Output capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max.	30 pF 45 pF
Feedback capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max.	8 pF 12 pF
Switching times (see Figs 2 and 3) $-I_D = 200\text{ mA}; -V_{DD} = 50\text{ V}; -V_{GS} = 0\text{ to }10\text{ V}$	$t_{on}$ $t_{off}$	typ. typ.	4 ns 20 ns

**Note:**

1. Transistor mounted on a ceramic substrate: area = 2,5 cm<sup>2</sup> and thickness = 0,7 mm.




Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.




Fig.4 Drain current vs ON-resistance;  
 $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.5 Transfer characteristics;  
 $T_j = 25\text{ }^\circ\text{C}$ ;  $-V_{DS} = 10\text{ V}$ ; typical values.




Fig.6 Output characteristics;  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.



## P-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

P-channel vertical D-MOS transistor in SOT89 envelope and intended for use in relay, high-speed and line-transformer drivers, using SMD-technology.

### Features

- Very low  $R_{DSon}$
- Direct interface to C-MOS, TTL
- High-speed switching
- No second breakdown

### QUICK REFERENCE DATA

Drain-source voltage	$-V_{DS}$	max.	50 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$-I_D$	max.	0,25 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	1 W
Drain-source ON-resistance $-I_D = 200\text{ mA}; -V_{GS} = 10\text{ V}$	$R_{DSon}$	max. typ.	10 $\Omega$ 7,5 $\Omega$
Transfer admittance $-I_D = 200\text{ mA}; -V_{DS} = 15\text{ V}$	$ y_{fs} $	typ.	125 mS


### MECHANICAL DATA

Dimensions in mm


Fig. 1 SOT89.

#### Pinning:

- 1 = source  
2 = gate  
3 = drain



Marking: LN



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$-V_{DS}$	max.	50 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$-I_D$	max.	0.25 A
Drain current (peak)	$-I_{DM}$	max.	0.5 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		$-65$ to $+150\text{ }^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	125 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $-I_D = 100\text{ }\mu\text{A}; -V_{GS} = 0$	$-V_{(BR)DSS}$	min.	50 V
Drain-source leakage current $-V_{DS} = 1\text{ V}; V_{GS} = 0$	$-I_{DSS}$	max.	10 $\mu\text{A}$
Gate-source leakage current $-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS}$	max.	100 nA
Gate threshold voltage $-I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$-V_{GS(th)}$	min. max.	1.5 V 3.5 V
Drain-source ON-resistance $-I_D = 200\text{ mA}; -V_{GS} = 10\text{ V}$	$R_{DSon}$	max. typ..	10 $\Omega$ 7.5 $\Omega$
Transfer admittance $-I_D = 200\text{ mA}; -V_{DS} = 15\text{ V}$	$ y_{fs} $	typ.	125 mS
Input capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{iss}$	typ. max.	30 pF 45 pF
Output capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max.	20 pF 30 pF
Feedback capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max.	5 pF 10 pF
Switching times (see Figs 2 and 3) $-I_D = 200\text{ mA}; -V_{DD} = 50\text{ V}; -V_{GS} = 0$ to $10\text{ V}$	$t_{on}$ $t_{off}$	typ. typ.	4 ns 10 ns

**Note:**

1. Transistor mounted on a ceramic substrate: area = 2,5 cm<sup>2</sup>; thickness = 0,7 mm.






Fig. 2 Switching times test circuit.




Fig. 3 Input and output waveforms.




Fig.4 Drain current vs ON-resistance;  
 $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.5 Transfer characteristics;  
 $T_j = 25\text{ }^\circ\text{C}$ ;  $-V_{DS} = 10\text{ V}$ ; typical values.




Fig.6 Output characteristics;  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.



## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistors, in TO-92 variant envelopes and designed for application as low power, high-frequency inverters and line drivers.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown
- Low  $R_{DS(on)}$

### QUICK REFERENCE DATA

			PH6659	PH6660	PH6661
Drain-source voltage	$V_{DS}$	max.	35	60	90 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20	20	20 V
Drain current (DC)	$I_D$	max.	0,75	0,5	0,5 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	1	1	1 W
Drain-source on-state resistance $I_D = 1.0\text{ A}; V_{GS} = 10\text{ V}$	$R_{DS\ on}$	typ.	0.9	1.4	1.9 $\Omega$
		max.	1.8	3.0	4.0 $\Omega$
Transfer admittance $I_D = 0.5\text{ A}; V_{DS} = 25\text{ V}$	$ y_{fs} $	min.	170	170	170 mS


### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.

#### Pinning:

- 1 = Drain  
2 = Gate  
3 = Source



Note: Various pinout configurations available.

### RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

			PH6659	PH6660	PH6661
Drain-source voltage	$V_{DS}$	max.	35	60	90 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20	20	20 V
Drain current (DC)	$I_D$	max.	0.75	0.5	0.5 A
Drain current (peak)	$I_{DM}$	max.	1.0		A
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$	$P_{tot}$	max.	1		W
Storage temperature range	$T_{stg}$		-65 to +150		$^\circ\text{C}$
Junction temperature	$T_j$	max.	150		$^\circ\text{C}$

### THERMAL RESISTANCE

From junction to ambient (note 1)	$R_{th\ j-a}$	=	125	K/W
-----------------------------------	---------------	---	-----	-----

### CHARACTERISTICS

$T_j = 25^\circ\text{C}$  unless otherwise specified

			PH6659	PH6660	PH6661
Drain-source breakdown voltage $I_D = 10\ \mu\text{A}; V_{GS} = 0$	$V_{(BR)DSS}$	min.	35	60	90 V
Drain-source leakage current at $V_{DS} = V_{DS\ max}; V_{GS} = 0$	$I_{DSS}$	max.	10	10	10 $\mu\text{A}$
Gate-source leakage current at $V_{GS} = 15\ \text{V}; V_{DS} = 0$	$I_{GSS}$	max.	100	100	100 nA
Gate threshold voltage $I_D = 1\ \text{mA}; V_{DS} = V_{GS}$	$V_{GS(th)}$	min. max.	0.8 2.0	0.8 2.0	0.8 V 2.0 V
On-state drain current $V_{DS} = 25\ \text{V}; V_{GS} = 10\ \text{V}$	$I_{D(ON)}$	min. typ.	1.0 2.0	1.0 2.0	1.0 A 2.0 A
Drain-source on-state resistance $I_D = 0.3\ \text{A}; V_{GS} = 5\ \text{V}$	$R_{DS\ on}$	typ. max.	1.5 5.0	1.8 5.0	2.4 $\Omega$ 5.3 $\Omega$
$I_D = 1.0\ \text{A}; V_{GS} = 10\ \text{V}$	$R_{DS\ on}$	typ. max.	0.9 1.8	1.4 3.0	1.9 $\Omega$ 4.0 $\Omega$
Transfer admittance $I_D = 0.5\ \text{A}; V_{DS} = 25\ \text{V}$	$ y_{fs} $	min.	170	170	170 mS
Input capacitance at $f = 1\ \text{MHz}$ $V_{DS} = 25\ \text{V}; V_{GS} = 0$	$C_{iss}$	max.	50	50	50 pF
Output capacitance at $f = 1\ \text{MHz}$ $V_{DS} = 25\ \text{V}; V_{GS} = 0$	$C_{oss}$	max.	50	40	40 pF

### Note

1. Transistor mounted on printed-circuit board, max. lead length 4 mm, mounting pad for drain lead min. 10 mm x 10 mm.

Feedback capacitance at  $f = 1 \text{ MHz}$

$V_{DS} = 25 \text{ V}; V_{GS} = 0$

$C_{rss}$

max.

	PH6659	PH6660	PH6661
$C_{rss}$ max.	15	15	15 pF
$t_{on}$ max.	10	10	10 ns
$t_{off}$ max.	15	15	15 ns

Switching times

$I_D = 0,5 \text{ A}; V_{DD} = 25 \text{ V};$

$V_{GS} = 0 \text{ to } 10 \text{ V}$

$t_{on}$

max.

$t_{off}$

max.




Fig. 2 Switching times test circuit.




Fig. 3 Input and output waveforms.



## Philips Components

Data sheet	
status	Product specification
date of issue	November 1990

# PMBF107

## N-channel enhancement mode vertical D-MOS transistor

### FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a SOT23 envelope and intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.


### PINNING - SOT23

PIN	DESCRIPTION
1	gate
2	source
3	drain

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
$V_{DS}$	drain-source voltage		200	V
$I_D$	drain current	DC value	100	mA
$R_{DS(on)}$	drain-source on-resistance	$I_D = 20 \text{ mA}$ $V_{GS} = 2.6 \text{ V}$	28	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	2.4	V

### PIN CONFIGURATION



# N-channel enhancement mode vertical D-MOS transistor

## PMBF107

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	200	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$I_D$	drain current	DC value	–	100	mA
$I_{DM}$	drain current	peak value	–	250	mA
$P_{tot}$	total power dissipation	$T_{amb} = 25\text{ °C}$ (note 1)	–	250	mW
$T_{stg}$	storage temperature range		–65	150	°C
$T_j$	junction temperature		–	150	°C

### Note

1. Device mounted on an FR4 printboard.

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	500	K/W

### Note

1. Device mounted on an FR4 printboard.



# N-channel enhancement mode vertical D-MOS transistor

## PMBF107

### CHARACTERISTICS

$T_j = 25\text{ °C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10\ \mu\text{A}$ $V_{GS} = 0$	200	–	–	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 130\ \text{V}$ $V_{GS} = 0$	–	–	30	nA
$I_{DSX}$	drain cut-off current	$V_{DS} = 70\ \text{V}$ $V_{GS} = 0.2\ \text{V}$	–	–	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 15\ \text{V}$ $V_{DS} = 0$	–	–	10	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\ \text{mA}$ $V_{GS} = V_{DS}$	0.8	–	2.4	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 20\ \text{mA}$ $V_{GS} = 2.6\ \text{V}$	–	20	28	$\Omega$
		$I_D = 150\ \text{mA}$ $V_{GS} = 10\ \text{V}$	–	14	–	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 250\ \text{mA}$ $V_{DS} = 15\ \text{V}$	90	180	–	mS
$C_{iss}$	input capacitance	$V_{DS} = 10\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	–	50	65	pF
$C_{oss}$	output capacitance	$V_{DS} = 10\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	–	16	25	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 10\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	–	4	10	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$I_D = 250\ \text{mA}$ $V_{DD} = 50\ \text{V}$ $V_{GS} = 0\ \text{to}\ 10\ \text{V}$	–	2	10	ns
$t_{off}$	turn-off time	$I_D = 200\ \text{mA}$ $V_{DD} = 50\ \text{V}$ $V_{GS} = 0\ \text{to}\ 10\ \text{V}$	–	5	20	ns

# N-channel enhancement mode vertical D-MOS transistor

PMBF107




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.




Fig.4 Power derating curve.







Fig.5 Typical output characteristics;  $T_j = 25^{\circ}C$ .



# N-channel enhancement mode vertical D-MOS transistor

**PMBF107**



**N-channel enhancement mode vertical D-MOS transistor**


**PMBF107**



**N-channel enhancement mode  
vertical D-MOS transistor**

**PMBF107**

**PACKAGE OUTLINE**



Dimensions in mm.

Marking code: PMBF107 = pKZ.

Fig.11 SOT23.



## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in a SOT23 envelope. Designed for use as a Surface Mounted Device (SMD) in thin and thick-film circuits with applications in relay, high-speed and line transformer drivers.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	60 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	250 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	300 mW
Drain-source on-resistance $I_D = 200\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DS\ on}$	typ. max.	2.5 $\Omega$ 5.0 $\Omega$
Transfer admittance $I_D = 200\text{ mA}; V_{DS} = 10\text{ V}$	$ y_{fs} $	min. typ.	100 mS 200 mS

### MECHANICAL DATA

Fig.1 SOT23.


Dimensions in mm

Marking code:

PMBF170 = pKX

### Pinning

- 1 = gate  
2 = source  
3 = drain



TOP VIEW

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	60 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	250 mA
Drain current (peak)	$I_{DM}$	max.	500 mA
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$ (note 1)	$P_{tot}$	max.	300 mW (note 1)
		max.	250 mW (note 2)
Storage temperature range	$T_{stg}$		$-65$ to $+150^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	430 K/W
From junction to ambient (note 2)	$R_{th\ j-a}$	=	500 K/W

**CHARACTERISTICS** $T_j = 25^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $I_D = 10\ \mu\text{A}; V_{GS} = 0$	$V_{(BR)DSS}$	min.	60 V
		typ.	90 V
Drain-source leakage current $V_{DS} = 25\ \text{V}; V_{GS} = 0$	$I_{DSS}$	max.	500 nA
$V_{DS} = 48\ \text{V}; V_{GS} = 0$	$I_{DSS}$	max.	1 $\mu\text{A}$
Gate-source leakage current $V_{GS} = 15\ \text{V}; V_{DS} = 0$	$I_{GSS}$	max.	10 nA
Gate-source cut-off voltage $I_D = 1\ \text{mA}; V_{DS} = V_{GS}$	$V_{GS(th)}$	min.	0.8 V
		max.	3.0 V
Drain-source on-resistance $I_D = 200\ \text{mA}; V_{GS} = 10\ \text{V}$	$R_{DS\ on}$	typ.	2.5 $\Omega$
		max.	5.0 $\Omega$
Transfer admittance $I_D = 200\ \text{mA}; V_{DS} = 10\ \text{V}$	$ y_{fs} $	min.	100 mS
		typ.	200 mS
Input capacitance $V_{DS} = 10\ \text{V}; V_{GS} = 0\ \text{V}; f = 1\ \text{MHz}$	$C_{iss}$	typ.	25 pF
		max.	40 pF
Output capacitance $V_{DS} = 10\ \text{V}; V_{GS} = 0\ \text{V}; f = 1\ \text{MHz}$	$C_{oss}$	typ.	22 pF
		max.	30 pF
Feedback capacitance $V_{DS} = 10\ \text{V}; V_{GS} = 0\ \text{V}; f = 1\ \text{MHz}$	$C_{rss}$	typ.	6 pF
		max.	10 pF

**Notes**

1. Mounted on ceramic substrate measuring 10 mm x 8 mm x 0.7 mm.
2. Mounted on printed-circuit board.



Switching times

$V_{GS} = 0 \text{ to } 10 \text{ V}; I_D = 200 \text{ mA}; V_{DD} = 50 \text{ V}$

$t_{on}$	max.	10 ns
$t_{off}$	max.	15 ns




Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.



**Philips Components**

Data sheet	
status	Preliminary specification
date of issue	October 1990

# VN2406L

## N-channel enhancement mode vertical D-MOS transistor


**FEATURES**

- Very low  $R_{DS(on)}$
- Direct interface to C-MOS, TTL, etc.
- High-speed switching.
- No secondary breakdown.

**DESCRIPTION**

N-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope and designed for use as a line current interrupter in telephone sets and for applications in relay, high-speed and line transformer drivers.

**PIN CONFIGURATION**



**PINNING - TO-92 variant**

PIN	DESCRIPTION
1	drain
2	gate
3	source

**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	drain-source voltage	240	V
$I_D$	drain current	210	mA
$R_{DS(on)}$	drain-source on-resistance	6	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	2	V

# N-channel enhancement mode vertical D-MOS transistor

## VN2406L

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		-	240	V
$\pm V_{GSO}$	gate-source voltage	open drain	-	40	V
$I_D$	drain current	DC value	-	210	mA
$I_{DM}$	drain current	peak value	-	1.2	A
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$ (note 1)	-	1	W
$T_{stg}$	storage temperature range		-65	+150	°C
$T_j$	junction temperature		-	150	°C

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	125	K/W

### Notes

1. Transistor mounted on printed circuit board, maximum lead length 4 mm, mounting pad for drain lead minimum 10 mm x 10 mm.

# N-channel enhancement mode vertical D-MOS transistor

## VN2406L

### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 100\text{ }\mu\text{A}$ $V_{GS} = 0$	240	-	-	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 120\text{ V}$ $V_{GS} = 0$	-	-	10	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$V_{DS} = 0$ $\pm V_{GS} = 20\text{ V}$	-	-	100	nA
$V_{GS(th)}$	gate threshold voltage	$I_D = 1\text{ mA}$ $V_{DS} = V_{GS}$	0.8	-	2	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 500\text{ mA}$ $V_{GS} = 10\text{ V}$	-	-	6	$\Omega$
$R_{DS(on)}$	drain-source on-resistance	$I_D = 100\text{ mA}$ $V_{GS} = 2.5\text{ V}$	-	-	10	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 300\text{ mA}$ $V_{DS} = 25\text{ V}$	200	400	-	mS
$C_{iss}$	input capacitance	$V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	65	90	pF
$C_{oss}$	output capacitance	$V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	20	30	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	5	15	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$I_D = 250\text{ mA}$ $V_{DD} = 50\text{ V}$ $V_{GS} = 0-10\text{ V}$	-	5	10	ns
$t_{off}$	turn-off time	$I_D = 250\text{ mA}$ $V_{DD} = 50\text{ V}$ $V_{GS} = 0-10\text{ V}$	-	20	30	ns

# N-channel enhancement mode vertical D-MOS transistor

VN2406L




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.




Fig.4 Power derating curve.




Fig.5 Typical output characteristics; T<sub>j</sub> = 25 °C;.

# N-channel enhancement mode vertical D-MOS transistor

**VN2406L**




Fig.6 Typical transfer characteristics;  $V_{DS} = 10$  V;  $T_j = 25$  °C;.




Fig.7 Typical on-resistance as a function of drain current;  $T_j = 25$  °C;.




Fig.8 Typical capacitances as a function of drain-source voltage;  $V_{GS} = 0$ ;  $f = 1$  MHz;  $T_j = 25$  °C;.




Fig.9 Temperature coefficient of gate-source threshold voltage;

$$k = \frac{+V_{GS(th)} \text{ at } T_j}{+V_{GS(th)} \text{ at } 25^\circ\text{C}}; V_{GS(th)} \text{ at } 1 \text{ mA; typical values.}$$

# N-channel enhancement mode vertical D-MOS transistor

## VN2406L




Fig.10 Temperature coefficient of drain-source on-resistance;


$$k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25^\circ\text{C}}; \text{ typical values.}$$



# N-channel enhancement mode vertical D-MOS transistor

VN2406L

## MECHANICAL DATA





## Philips Components

Data sheet	
status	Preliminary specification
date of issue	October 1990

# VN2410L

## N-channel enhancement mode vertical D-MOS transistor


### FEATURES

- Low  $R_{DS(on)}$
- Direct interface to C-MOS, TTL, etc.
- High-speed switching.
- No secondary breakdown.

### DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope and designed for use as a line current interrupter in telephone sets and for applications in relay, high-speed and line transformer drivers.

### PIN CONFIGURATION



### PINNING - TO-92 variant

PIN	DESCRIPTION
1	drain
2	gate
3	source

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	drain-source voltage	240	V
$I_D$	drain current	150	mA
$R_{DS(on)}$	drain-source on-resistance	10	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	2	V

# N-channel enhancement mode vertical D-MOS transistor

## VN2410L

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		-	240	V
$\pm V_{GSO}$	gate-source voltage	open drain	-	40	V
$I_D$	drain current	DC value	-	150	mA
$I_{DM}$	drain current	peak value	-	1.2	A
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$ (note 1)	-	1	W
$T_{stg}$	storage temperature range		-65	+150	°C
$T_j$	junction temperature		-	150	°C

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	125	K/W

### Notes

1. Transistor mounted on printed circuit board, maximum lead length 4 mm, mounting pad for drain lead minimum 10 mm x 10 mm.

# N-channel enhancement mode vertical D-MOS transistor

## VN2410L

### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 100\text{ }\mu\text{A}$ $V_{GS} = 0$	240	-	-	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 120\text{ V}$ $V_{GS} = 0$	-	-	10	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$V_{DS} = 0$ $\pm V_{GS} = 20\text{ V}$	-	-	100	nA
$V_{GS(th)}$	gate threshold voltage	$I_D = 1\text{ mA}$ $V_{DS} = V_{GS}$	0.8	-	2	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 500\text{ mA}$ $V_{GS} = 10\text{ V}$	-	-	10	$\Omega$
$R_{DS(on)}$	drain-source on-resistance	$I_D = 100\text{ mA}$ $V_{GS} = 2.5\text{ V}$	-	-	10	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 300\text{ mA}$ $V_{DS} = 25\text{ V}$	200	400	-	mS
$C_{iss}$	input capacitance	$V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	65	90	pF
$C_{oss}$	output capacitance	$V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	20	30	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	5	15	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$I_D = 250\text{ mA}$ $V_{DD} = 50\text{ V}$ $V_{GS} = 0-10\text{ V}$	-	5	10	ns
$t_{off}$	turn-off time	$I_D = 250\text{ mA}$ $V_{DD} = 50\text{ V}$ $V_{GS} = 0-10\text{ V}$	-	20	30	ns

# N-channel enhancement mode vertical D-MOS transistor

VN2410L




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.




Fig.4 Power derating curve.




Fig.5 Typical output characteristics; T<sub>j</sub> = 25 °C;.

# N-channel enhancement mode vertical D-MOS transistor

**VN2410L**



Fig.6 Typical transfer characteristics;  $V_{DS} = 10$  V;  
 $T_j = 25$  °C;.




Fig.7 Typical on-resistance as a function of drain  
current;  $T_j = 25$  °C;.




Fig.8 Typical capacitances as a function of drain-  
source voltage;  $V_{GS} = 0$ ;  $f = 1$  MHz;  $T_j = 25$  °C;.




Fig.9 Temperature coefficient of gate-source  
threshold voltage;

$$k = \frac{+V_{GS(th)} \text{ at } T_j}{+V_{GS(th)} \text{ at } 25^\circ\text{C}}; V_{GS(th)} \text{ at } 1 \text{ mA; typical values.}$$

# N-channel enhancement mode vertical D-MOS transistor

## VN2410L




Fig. 10 Temperature coefficient of drain-source on-resistance;


$$k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25^\circ\text{C}}; \text{ typical values.}$$



# N-channel enhancement mode vertical D-MOS transistor

## VN2410L

### MECHANICAL DATA





## N-CHANNEL VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in a TO-39 envelope and designed for application as low-power, high-frequency inverters and line drivers.

### Features:

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown
- Low  $R_{DSon}$

### QUICK REFERENCE DATA

		2N6659	2N6660	2N6661	
Drain-source voltage	$V_{DS}$	max. 35	60	90	V
Gate-source voltage (open drain)	$V_{GSO}$	max. 30	30	30	V
Drain current (DC)	$I_D$	max. 1.4	1.1	0.9	A
Total power dissipation up to $T_c = 25\text{ }^\circ\text{C}$	$P_{tot}$	max. 6.25	6.25	6.25	W
Drain-source ON-resistance $I_D = 1.0\text{ A}; V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. 0.9 max. 1.8	1.4 3.0	1.9 4.0	$\Omega$ $\Omega$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 0.5\text{ A}; V_{DS} = 25\text{ V}$	$ y_{fs} $	max. 170	170	170	mS


### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-39.

#### Pinning:

- 1 = Source  
2 = Gate  
3 = Drain



Maximum lead diameter is guaranteed only for 12.7 mm

Accessories: 56245 (distance disc).

### RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

			2N6659	2N6660	2N6661	
Drain-source voltage	$V_{DS}$	max.	35	60	90	V
Gate-source voltage (open drain)	$V_{GSO}$	max.	30	30	30	V
Drain current (DC)	$I_D$	max.	1.4	1.1	0.9	A
Drain current (peak) (note 1)	$I_{DM}$	max.		3.0		A
Total power dissipation up to $T_c = 25^\circ\text{C}$	$P_{tot}$	max.		6.25		W
Storage temperature range	$T_{stg}$			-65 to + 150		$^\circ\text{C}$
Junction temperature	$T_j$	max.		150		$^\circ\text{C}$

### THERMAL RESISTANCE

From junction to case	$R_{th\ j-c}$	=		20		K/W
-----------------------	---------------	---	--	----	--	-----

### CHARACTERISTICS

$T_j = 25^\circ\text{C}$  unless otherwise specified

			2N6659	2N6660	2N6661	
Drain-source breakdown voltage $I_D = 10\ \mu\text{A}; V_{GS} = 0$	$V_{(BR)DSS}$	min.	35	60	90	V
Drain-source leakage current at $V_{DS} = V_{DSmax}; V_{GS} = 0$	$I_{DSS}$	max.	10	10	10	$\mu\text{A}$
Gate-source leakage current at $V_{GS} = 15\ \text{V}; V_{DS} = 0$	$I_{GSS}$	max.	100	100	100	nA
Gate threshold voltage $I_D = 1\ \text{mA}; V_{DS} = V_{GS}$	$V_{GS(th)}$	min. max.	0.8 2.0	0.8 2.0	0.8 2.0	V V
ON-state drain current $V_{DS} = 25\ \text{V}; V_{GS} = 10\ \text{V}$	$I_{D(on)}$	min. typ.	1.0 2.0	1.0 2.0	1.0 2.0	A A
Drain-source ON-resistance $I_D = 0.3\ \text{A}; V_{GS} = 5\ \text{V}$	$R_{DSon}$	typ. max.	1.5 5.0	1.8 5.0	2.4 5.3	$\Omega$ $\Omega$
$I_D = 1.0\ \text{A}; V_{GS} = 10\ \text{V}$	$R_{DSon}$	typ. max.	0.9 1.8	1.4 3.0	1.9 4.0	$\Omega$ $\Omega$
Transfer admittance at $f = 1\ \text{kHz}$ $I_D = 0.5\ \text{A}; V_{DS} = 25\ \text{V}$	$ y_{fs} $	min.	170	170	170	mS
Input capacitance at $f = 1\ \text{MHz}$ $V_{DS} = 25\ \text{V}; V_{GS} = 0$	$C_{iss}$	max.	50	50	50	pF
Output capacitance at $f = 1\ \text{MHz}$ $V_{DS} = 25\ \text{V}; V_{GS} = 0$	$C_{oss}$	max.	50	40	40	pF

### Note

1. Pulse conditions:  $t_p \leq 300\ \mu\text{s}; \delta = 0.01$ .

Feedback capacitance at  $f = 1 \text{ MHz}$

$V_{DS} = 25 \text{ V}; V_{GS} = 0$

Switching times

$I_D = 1.0 \text{ A}; V_D = 25 \text{ V};$

$V_{GS} = 0 \text{ to } 10 \text{ V}$

		2N6659	2N6660	2N6661	
$C_{rss}$	max.	15	15	15	pF
$t_{on}$	typ.	5	5	5	ns
	max.	10	10	10	ns
$t_{off}$	typ.	5	5	5	ns
	max.	10	10	10	ns




Fig. 2 Switching times test circuit.




Fig. 3 Input and output waveforms.



## Philips Components

Data sheet	
status	Product specification
date of issue	October 1990

# 2N7000

## N-channel enhancement mode vertical D-MOS transistor

### FEATURES

- Low  $R_{DS(on)}$
- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope, intended for use in relay, high-speed and line transformer drivers.

### PINNING - TO-92 variant

PIN	DESCRIPTION
1	drain
2	gate
3	source

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
$V_{DS}$	drain-source voltage		60	V
$I_D$	drain current	DC value	280	mA
$R_{DS(on)}$	drain-source on-resistance	$I_D = 500 \text{ mA}$ $V_{GS} = 10 \text{ V}$	5	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	3	V

### PIN CONFIGURATION




Fig.1 Simplified outline and symbol.

# N-channel enhancement mode vertical D-MOS transistor

## 2N7000

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	60	V
$V_{DG}$	drain-gate voltage		–	60	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	40	V
$I_D$	drain current	DC value	–	280	mA
$I_{DM}$	drain current	peak value	–	1.3	A
$P_{tot}$	total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$	–	830	mW
$T_{stg}$	storage temperature range		–55	150	$^\circ\text{C}$
$T_j$	junction temperature		–	150	$^\circ\text{C}$

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient	150	K/W



# N-channel enhancement mode vertical D-MOS transistor

## 2N7000





### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10\text{ }\mu\text{A}$ $V_{GS} = 0$	60	90	–	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 48\text{ V}$ $V_{GS} = 0$	–	–	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 15\text{ V}$ $V_{DS} = 0$	–	–	10	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\text{ mA}$ $V_{GS} = V_{DS}$	0.8	–	3	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 500\text{ mA}$ $V_{GS} = 10\text{ V}$	–	2.5	5	$\Omega$
		$I_D = 75\text{ mA}$ $V_{GS} = 4.5\text{ V}$	–	–	5.3	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 200\text{ mA}$ $V_{DS} = 10\text{ V}$	100	200	–	mS
$C_{iss}$	input capacitance	$V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	25	40	pF
$C_{oss}$	output capacitance	$V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	22	30	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	6	10	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$I_D = 200\text{ mA}$ $V_{DD} = 50\text{ V}$ $V_{GS} = 0\text{ to }10\text{ V}$	–	4	10	ns
$t_{off}$	turn-off time	$I_D = 200\text{ mA}$ $V_{DD} = 50\text{ V}$ $V_{GS} = 0\text{ to }10\text{ V}$	–	4	10	ns




# N-channel enhancement mode vertical D-MOS transistor

## 2N7000





# N-channel enhancement mode vertical D-MOS transistor

## 2N7000



# N-channel enhancement mode vertical D-MOS transistor


2N7000



# N-channel enhancement mode vertical D-MOS transistor

## 2N7000

### PACKAGE OUTLINE





Data sheet	
status	Product specification
date of issue	October 1990

# 2N7002

## N-channel vertical D-MOS transistor

### FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a SOT23 envelope. It is designed for use as a Surface Mounted Device (SMD) in thin and thick-film circuits, with applications in relay, high-speed and line transformer drivers.

### PINNING - SOT23

PIN	DESCRIPTION
1	gate
2	source
3	drain

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
$V_{DS}$	drain-source voltage		60	V
$I_D$	drain current	DC value	180	mA
$R_{DS(on)}$	drain-source on-resistance	$I_D = 500 \text{ mA}$ $V_{GS} = 10 \text{ V}$	5	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	3	V

### PIN CONFIGURATION




Fig.1 Simplified outline and symbol.

# N-channel vertical D-MOS transistor

## 2N7002

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	60	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	40	V
$I_D$	drain current	DC value	–	180	mA
$I_{DM}$	drain current	peak value	–	800	mA
$P_{tot}$	total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$ (note 1) (note 2)	– –	300 250	mW mW
$T_{stg}$	storage temperature range		–65	150	$^\circ\text{C}$
$T_j$	junction temperature		–	150	$^\circ\text{C}$

### Notes

1. Mounted on a ceramic substrate measuring 10 x 8 x 0.7 mm.
2. Mounted on a printed circuit board.

### THERMAL RESISTANCE

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient	note 1	430	K/W
		note 2	500	K/W

### Notes

1. Mounted on a ceramic substrate measuring 10 x 8 x 0.7 mm.
2. Mounted on a printed circuit board.



# N-channel vertical D-MOS transistor

## 2N7002

### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10\text{ }\mu\text{A}$ $V_{GS} = 0$	60	90	–	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 48\text{ V}$ $V_{GS} = 0$	–	–	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$V_{DS} = 0$ $\pm V_{GS} = 15\text{ V}$	–	–	10	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\text{ mA}$ $V_{GS} = V_{DS}$	0.8	–	3	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 500\text{ mA}$ $V_{GS} = 10\text{ V}$	–	2.5	5	$\Omega$
		$I_D = 75\text{ mA}$ $V_{GS} = 4.5\text{ V}$	–	–	5.3	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 200\text{ mA}$ $V_{DS} = 10\text{ V}$	100	200	–	mS
$C_{iss}$	input capacitance	$V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	25	40	pF
$C_{oss}$	output capacitance	$V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	22	30	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	6	10	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$I_D = 200\text{ mA}$ $V_{DD} = 50\text{ V}$ $V_{GS} = 0\text{ to }10\text{ V}$	–	–	10	ns
$t_{off}$	turn-off time	$I_D = 200\text{ mA}$ $V_{DD} = 50\text{ V}$ $V_{GS} = 0\text{ to }10\text{ V}$	–	–	15	ns

# N-channel vertical D-MOS transistor

2N7002




Fig.2 Switching time test circuit.





Fig.3 Input and output waveforms.



- (1) On ceramic substrate.
- (2) On printed circuit board.

Fig.4 Power derating curve.







Fig.5 Typical output characteristics;  $T_j = 25^\circ C$ .



# N-channel vertical D-MOS transistor

2N7002



# N-channel vertical D-MOS transistor

2N7002








## ACCESSORIES






MECHANICAL DATA

Dimensions in mm



Distance disc 56245 for TO-5 or TO-39;  
insulating material.




Distance disc 56246 for TO-18 or TO-72;  
insulating material.

Maximum permissible temperature: 100 °C.

ROUND HEAD SCREW 6-32 UNC-2A

Available, upon request, under type number 56396 or 12 NC code number 9390 298 10xx0.





INDEX



**INDEX OF TYPE NUMBERS**

The inclusion of a type number in this publication does not necessarily imply its availability.

**Key to handbook sections**

A	=	Accessories
FET	=	Field-effect transistors
I	=	Infrared devices
LED	=	Light-emitting diodes
LCD	=	Liquid crystal displays
Mm	=	Surface-mounted devices
M	=	Microwave transistors
P	=	Low-frequency power transistors and modules
PDT	=	Photodiodes or transistors
Ph	=	Photoconductive devices
PhC	=	Photocouplers
PM	=	Power MOS transistors
R	=	Rectifier diodes
RFP	=	RF power transistors and modules
RT	=	Triplers
Sen	=	Semiconductor sensors
SD	=	Small-signal diodes
Sm	=	Small-signal transistors
Sp	=	Special diodes
SP	=	Low-frequency switching power diodes
St	=	Rectifier stacks
T	=	Tuner diodes
Th	=	Thyristors
Tri	=	Triacs
TS	=	Transient suppressor diodes
Vrf	=	Voltage reference diodes
Vrg	=	Voltage regulator diodes
WBT	=	Wideband hybrid IC transistors
WBM	=	Wideband hybrid IC modules.

\* series.

## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION
BA220	SC01	SD
BA221	SC01	SD
BA223	SC01	T
BA281	SC01	SD
BA314	SC01	Vrg
BA315	SC01	Vrg
BA316	SC01	SD
BA317	SC01	SD
BA318	SC01	SD
BA423	SC01	T
BA423L	SC01/10	T/Mm
BA480	SC01	T
BA481	SC01	T
BA482	SC01	T
BA483	SC01	T
BA484	SC01	T
BA682	SC01/10	T/Mm
BA683	SC01/10	T/Mm
BAS11	SC01	SD
BAS15	SC01	SD
BAS16	SC01/10	SD/Mm
BAS17	SC01/10	Vrg/Mm
BAS19	SC01/10	SD/Mm
BAS20	SC01/10	SD/Mm
BAS21	SC01/10	SD/Mm
BAS28	SC01/10	SD/Mm
BAS29	SC01/10	SD/Mm
BAS31	SC01/10	SD/Mm
BAS32	SC01/10	SD/Mm
BAS32L	SC01/10	SD/Mm
BAS35	SC01/10	SD/Mm
BAS45	SC01	SD
BAS45L	SC01/10	SD/Mm
BAS56	SC01/10	SD/Mm
BAS85	SC01/10	SD/Mm
BAS86	SC01/10	SD/Mm
BAT17	SC01/10	T/Mm
BAT18	SC01/10	T/Mm
BAT54	SC01/10	SD/Mm
BAT54A	SC01/10	SD/Mm

TYPE NUMBER	BOOK	SECTION
BAT54C	SC01/10	SD/Mm
BAT54S	SC01/10	SD/Mm
BAT74	SC01/10	SD/Mm
BAT81	SC01	T
BAT82	SC01	T
BAT83	SC01	T
BAT85	SC01	T
BAT86	SC01	T
BAV10	SC01	SD
BAV18	SC01	SD
BAV19	SC01	SD
BAV20	SC01	SD
BAV21	SC01	SD
BAV23	SC01/10	SD/Mm
BAV45	SC01	Sp
BAV70	SC01/10	SD/Mm
BAV74	SC01/10	SD/Mm
BAV99	SC01/10	SD/Mm
BAV100	SC01/10	SD/Mm
BAV101	SC01/10	SD/Mm
BAV102	SC01/10	SD/Mm
BAV103	SC01/10	SD/Mm
BAV105	SC01/10	SD/Mm
BAW56	SC01/10	SD/Mm
BAW62	SC01	SD
BAX12	SC01	SD
BAX14	SC01	SD
BAX18	SC01	SD
BAY80	SC01	SD
BB112	SC01	T
BB119	SC01	T
BB130	SC01	T
BB204B	SC01	T
BB204G	SC01	T
BB212	SC01	T
BB215	SC01/10	SD/Mm
BB219	SC01/10	SD/Mm
BB240	SC01/10	T/Mm
BB241	SC01/10	T/Mm
BB249	SC01/10	T/Mm

## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION	TYPE NUMBER	BOOK	SECTION
BB405B	SC01	T	BC547	SC04	Sm
BB417	SC01	T	BC548	SC04	Sm
BB804	SC01/10	T/Mm	BC549	SC04	Sm
BB809	SC01	T	BC550	SC04	Sm
BB909A	SC01	T	BC556	SC04	Sm
BB909B	SC01	T	BC557	SC04	Sm
BB910	SC01	T	BC558	SC04	Sm
BB911	SC01	T	BC559	SC04	Sm
BBY31	SC01/10	T/Mm	BC560	SC04	Sm
BBY39	SC01/10	T/Mm	BC617	SC04	Sm
BBY40	SC01/10	T/Mm	BC618	SC04	Sm
BBY42	SC01/10	T/Mm	BC635	SC04	Sm
BBY62	SC01/10	T/Mm	BC636	SC04	Sm
BC107	SC04	Sm	BC637	SC04	Sm
BC108	SC04	Sm	BC638	SC04	Sm
BC109	SC04	Sm	BC639	SC04	Sm
BC140	SC04	Sm	BC640	SC04	Sm
BC141	SC04	Sm	BC807	SC10	Mm
BC160	SC04	Sm	BC808	SC10	Mm
BC161	SC04	Sm	BC817	SC10	Mm
BC177	SC04	Sm	BC818	SC10	Mm
BC178	SC04	Sm	BC846	SC10	Mm
BC179	SC04	Sm	BC847	SC10	Mm
BC264A	SC07	FET	BC848	SC10	Mm
BC264B	SC07	FET	BC849	SC10	Mm
BC246C	SC07	FET	BC850	SC10	Mm
BC264D	SC07	FET	BC856	SC10	Mm
BC327	SC04	Sm	BC857	SC10	Mm
BC327A	SC04	Sm	BC858	SC10	Mm
BC328	SC04	Sm	BC859	SC10	Mm
BC337	SC04	Sm	BC860	SC10	Mm
BC337A	SC04	Sm	BC868	SC10	Mm
BC338	SC04	Sm	BC869	SC10	Mm
BC368	SC04	Sm	BC875	SC04	Sm
BC369	SC04	Sm	BC876	SC04	Sm
BC375	SC04	Sm	BC877	SC04	Sm
BC376	SC04	Sm	BC878	SC04	Sm
BC516	SC04	Sm	BC879	SC04	Sm
BC517	SC04	Sm	BC880	SC04	Sm
BC546	SC04	Sm	BCF29	SC10	Mm

## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION
BCF29R	SC10	Mm
BCF30	SC10	Mm
BCF30R	SC10	Mm
BCF32	SC10	Mm
BCF32R	SC10	Mm
BCF33	SC10	Mm
BCF33R	SC10	Mm
BCF70	SC10	Mm
BCF70R	SC10	Mm
BCF81	SC10	Mm
BCF81R	SC10	Mm
BCP51	SC10	Mm
BCP52	SC10	Mm
BCP53	SC10	Mm
BCP54	SC10	Mm
BCP55	SC10	Mm
BCP56	SC10	Mm
BCP68	SC10	Mm
BCP69	SC10	Mm
BCV26	SC10	Mm
BCV27	SC10	Mm
BCV28	SC10	Mm
BCV29	SC10	Mm
BCV46	SC10	Mm
BCV47	SC10	Mm
BCV48	SC10	Mm
BCV49	SC10	Mm
BCV61	SC10	Mm
BCV62	SC10	Mm
BCV63	SC10	Mm
BCV64	SC10	Mm
BCV65	SC10	Mm
BCV71	SC10	Mm
BCV71R	SC10	Mm
BCV72	SC10	Mm
BCV72R	SC10	Mm
BCW29	SC10	Mm
BCW29R	SC10	Mm
BCW30	SC10	Mm
BCW30R	SC10	Mm

TYPE NUMBER	BOOK	SECTION
BCW31	SC10	Mm
BCW31R	SC10	Mm
BCW32	SC10	Mm
BCW32R	SC10	Mm
BCW33	SC10	Mm
BCW33R	SC10	Mm
BCW60*	SC10	Mm
BCW61*	SC10	Mm
BCW69	SC10	Mm
BCW69R	SC10	Mm
BCW70	SC10	Mm
BCW70R	SC10	Mm
BCW71	SC10	Mm
BCW71R	SC10	Mm
BCW72	SC10	Mm
BCW72R	SC10	Mm
BCW81	SC10	Mm
BCW81R	SC10	Mm
BCW89	SC10	Mm
BCW89R	SC10	Mm
BCX17	SC10	Mm
BCX17R	SC10	Mm
BCX18	SC10	Mm
BCX18R	SC10	Mm
BCX19	SC10	Mm
BCX19R	SC10	Mm
BCX20	SC10	Mm
BCX20R	SC10	Mm
BCX22	SC04	Sm
BCX23	SC04	Sm
BCX51	SC10	Mm
BCX52	SC10	Mm
BCX53	SC10	Mm
BCX54	SC10	Mm
BCX55	SC10	Mm
BCX56	SC10	Mm
BCX58	SC04	Sm
BCX59	SC04	Sm
BCX70*	SC10	Mm
BCX71*	SC10	Mm



## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION
BCX78	SC04	Sm
BCX79	SC04	Sm
BCY56	SC04	Sm
BCY57	SC04	Sm
BCY58	SC04	Sm
BCY59	SC04	Sm
BCY65	SC04	Sm
BCY70	SC04	Sm
BCY71	SC04	Sm
BCY72	SC04	Sm
BCY78	SC04	Sm
BCY79	SC04	Sm
BCY87	SC04	Sm
BCY88	SC04	Sm
BCY89	SC04	Sm
BD131	SC05	P
BD132	SC05	P
BD135	SC05	P
BD136	SC05	P
BD137	SC05	P
BD138	SC05	P
BD139	SC05	P
BD140	SC05	P
BD201	SC05	P
BD201F	SC05	P
BD202	SC05	P
BD202F	SC05	P
BD203	SC05	P
BD203F	SC05	P
BD204	SC05	P
BD204F	SC05	P
BD226	SC05	P
BD227	SC05	P
BD228	SC05	P
BD229	SC05	P
BD230	SC05	P
BD231	SC05	P
BD233	SC05	P
BD234	SC05	P
BD235	SC05	P

TYPE NUMBER	BOOK	SECTION
BD236	SC05	P
BD237	SC05	P
BD238	SC05	P
BD239	SC05	P
BD239A	SC05	P
BD239B	SC05	P
BD239C	SC05	P
BD240	SC05	P
BD240A	SC05	P
BD240B	SC05	P
BD240C	SC05	P
BD241	SC05	P
BD241A	SC05	P
BD241B	SC05	P
BD241C	SC05	P
BD242	SC05	P
BD242A	SC05	P
BD242B	SC05	P
BD242C	SC05	P
BD243	SC05	P
BD243A	SC05	P
BD243B	SC05	P
BD243C	SC05	P
BD244	SC05	P
BD244A	SC05	P
BD244B	SC05	P
BD244C	SC05	P
BD329	SC05	P
BD330	SC05	P
BD331	SC05	P
BD332	SC05	P
BD333	SC05	P
BD334	SC05	P
BD335	SC05	P
BD336	SC05	P
BD337	SC05	P
BD338	SC05	P
BD433	SC05	P
BD434	SC05	P
BD435	SC05	P

## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION
BD436	SC05	P
BD437	SC05	P
BD438	SC05	P
BD643	SC05	P
BD643F	SC05	P
BD644	SC05	P
BD644F	SC05	P
BD645	SC05	P
BD645F	SC05	P
BD646	SC05	P
BD646F	SC05	P
BD647	SC05	P
BD647F	SC05	P
BD648	SC05	P
BD648F	SC05	P
BD649	SC05	P
BD649F	SC05	P
BD650	SC05	P
BD650F	SC05	P
BD651	SC05	P
BD651F	SC05	P
BD652	SC05	P
BD652F	SC05	P
BD675	SC05	P
BD676	SC05	P
BD677	SC05	P
BD678	SC05	P
BD679	SC05	P
BD680	SC05	P
BD681	SC05	P
BD682	SC05	P
BD683	SC05	P
BD684	SC05	P
BD719	SC05	P
BD720	SC05	P
BD721	SC05	P
BD722	SC05	P
BD723	SC05	P
BD724	SC05	P
BD725	SC05	P

TYPE NUMBER	BOOK	SECTION
BD726	SC05	P
BD825	SC05	P
BD826	SC05	P
BD827	SC05	P
BD828	SC05	P
BD829	SC05	P
BD830	SC05	P
BD839	SC05	P
BD840	SC05	P
BD841	SC05	P
BD842	SC05	P
BD843	SC05	P
BD844	SC05	P
BD933	SC05	P
BD933F	SC05	P
BD934	SC05	P
BD934F	SC05	P
BD935	SC05	P
BD935F	SC05	P
BD936	SC05	P
BD936F	SC05	P
BD937	SC05	P
BD937F	SC05	P
BD938	SC05	P
BD938F	SC05	P
BD939	SC05	P
BD939F	SC05	P
BD940	SC05	P
BD940F	SC05	P
BD941	SC05	P
BD941F	SC05	P
BD942	SC05	P
BD942F	SC05	P
BD943	SC05	P
BD943F	SC05	P
BD944	SC05	P
BD944F	SC05	P
BD945	SC05	P
BD945F	SC05	P
BD946	SC05	P

## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION
BD946F	SC05	P
BD947	SC05	P
BD947F	SC05	P
BD948	SC05	P
BD948F	SC05	P
BD949	SC05	P
BD949F	SC05	P
BD950	SC05	P
BD950F	SC05	P
BD951	SC05	P
BD951F	SC05	P
BD952	SC05	P
BD952F	SC05	P
BD953	SC05	P
BD953F	SC05	P
BD954	SC05	P
BD954F	SC05	P
BD955	SC05	P
BD955F	SC05	P
BD956	SC05	P
BD956F	SC05	P
BDS60	SC05/10	P/Mm
BDS60A	SC05/10	P/Mm
BDS60B	SC05/10	P/Mm
BDS60C	SC05/10	P/Mm
BDS61	SC05/10	P/Mm
BDS61A	SC05/10	P/Mm
BDS61B	SC05/10	P/Mm
BDS61C	SC05/10	P/Mm
BDX77	SC05/10	P/Mm
BDX78	SC05/10	P/Mm
BDS201	SC05/10	P/Mm
BDS202	SC05/10	P/Mm
BDS203	SC05/10	P/Mm
BDS204	SC05/10	P/Mm
BDS643	SC05/10	P/Mm
BDS644	SC05/10	P/Mm
BDS645	SC05/10	P/Mm
BDS646	SC05/10	P/Mm
BDS647	SC05/10	P/Mm

TYPE NUMBER	BOOK	SECTION
BDS648	SC05/10	P/Mm
BDS649	SC05/10	P/Mm
BDS650	SC05/10	P/Mm
BDS651	SC05/10	P/Mm
BDS652	SC05/10	P/Mm
BDS933	SC05/10	P/Mm
BDS934	SC05/10	P/Mm
BDS935	SC05/10	P/Mm
BDS936	SC05/10	P/Mm
BDS937	SC05/10	P/Mm
BDS938	SC05/10	P/Mm
BDS939	SC05/10	P/Mm
BDS940	SC05/10	P/Mm
BDS941	SC05/10	P/Mm
BDS942	SC05/10	P/Mm
BDS943	SC05/10	P/Mm
BDS944	SC05/10	P/Mm
BDS945	SC05/10	P/Mm
BDS946	SC05/10	P/Mm
BDS947	SC05/10	P/Mm
BDS948	SC05/10	P/Mm
BDS950	SC05/10	P/Mm
BDS951	SC05/10	P/Mm
BDS952	SC05/10	P/Mm
BDT29	SC05/10	P/Mm
BDT29F	SC05	P
BDT29A	SC05	P
BDT29AF	SC05	P
BDT29B	SC05	P
BDT29BF	SC05	P
BDT29C	SC05	P
BDT29CF	SC05	P
BDT30	SC05	P
BDT30F	SC05	P
BDT30A	SC05	P
BDT30AF	SC05	P
BDT30B	SC05	P
BDT30BF	SC05	P
BDT30C	SC05	P
BDT30CF	SC05	P

## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION	TYPE NUMBER	BOOK	SECTION
BDT31	SC05	P	BDT60C	SC05	P
BDT31F	SC05	P	BDT60CF	SC05	P
BDT31A	SC05	P	BDT61	SC05	P
BDT31AF	SC05	P	BDT61F	SC05	P
BDT31B	SC05	P	BDT61A	SC05	P
BDT31BF	SC05	P	BDT61AF	SC05	P
BDT31C	SC05	P	BDT61B	SC05	P
BDT31CF	SC05	P	BDT61BF	SC05	P
BDT31D	SC05	P	BDT61C	SC05	P
BDT31DF	SC05	P	BDT61CF	SC05	P
BDT32	SC05	P	BDT62	SC05	P
BDT32F	SC05	P	BDT62F	SC05	P
BDT32A	SC05	P	BDT62A	SC05	P
BDT32AF	SC05	P	BDT62AF	SC05	P
BDT32B	SC05	P	BDT62B	SC05	P
BDT32BF	SC05	P	BDT62BF	SC05	P
BDT32C	SC05	P	BDT62C	SC05	P
BDT32CF	SC05	P	BDT62CF	SC05	P
BDT32D	SC05	P	BDT63	SC05	P
BDT32DF	SC05	P	BDT63F	SC05	P
BDT41A	SC05	P	BDT63A	SC05	P
BDT41AF	SC05	P	BDT63AF	SC05	P
BDT41B	SC05	P	BDT63B	SC05	P
BDT41BF	SC05	P	BDT63BF	SC05	P
BDT41C	SC05	P	BDT63C	SC05	P
BDT41CF	SC05	P	BDT63CF	SC05	P
BDT42	SC05	P	BDT64	SC05	P
BDT42F	SC05	P	BDT64F	SC05	P
BDT42A	SC05	P	BDT64A	SC05	P
BDT42AF	SC05	P	BDT64AF	SC05	P
BDT42B	SC05	P	BDT64B	SC05	P
BDT42BF	SC05	P	BDT64BF	SC05	P
BDT42C	SC05	P	BDT64C	SC05	P
BDT42CF	SC05	P	BDT64CF	SC05	P
BDT60	SC05	P	BDT65	SC05	P
BDT60F	SC05	P	BDT65F	SC05	P
BDT60A	SC05	P	BDT65A	SC05	P
BDT60AF	SC05	P	BDT65AF	SC05	P
BDT60B	SC05	P	BDT65B	SC05	P
BDT60BF	SC05	P	BDT65BF	SC05	P

## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION
BDT65C	SC05	P
BDT65CF	SC05	P
BDT81	SC05	P
BDT81F	SC05	P
BDT82	SC05	P
BDT82F	SC05	P
BDT83	SC05	P
BDT83F	SC05	P
BDT84	SC05	P
BDT84F	SC05	P
BDT85	SC05	P
BDT85F	SC05	P
BDT86	SC05	P
BDT86F	SC05	P
BDT87	SC05	P
BDT87F	SC05	P
BDT88	SC05	P
BDT88F	SC05	P
BDT91	SC05	P
BDT91F	SC05	P
BDT92	SC05	P
BDT92F	SC05	P
BDT93	SC05	P
BDT93F	SC05	P
BDT94	SC05	P
BDT94F	SC05	P
BDT95	SC05	P
BDT95F	SC05	P
BDT96	SC05	P
BDT96F	SC05	P
BDV64	SC05	P
BDV64A	SC05	P
BDV64B	SC05	P
BDV64C	SC05	P
BDV65	SC05	P
BDV65A	SC05	P
BDV65B	SC05	P
BDV65C	SC05	P
BDV66A	SC05	P
BDV66B	SC05	P

TYPE NUMBER	BOOK	SECTION
BDV66C	SC05	P
BDV66D	SC05	P
BDV67A	SC05	P
BDV67B	SC05	P
BDV67C	SC05	P
BDV67D	SC05	P
BDV91	SC05	P
BDV92	SC05	P
BDV93	SC05	P
BDV94	SC05	P
BDV95	SC05	P
BDV96	SC05	P
BDX35	SC05	P
BDX36	SC05	P
BDX37	SC05	P
BDX42	SC05	P
BDX43	SC05	P
BDX44	SC05	P
BDX45	SC05	P
BDX46	SC05	P
BDX47	SC05	P
BDX62	SC05	P
BDX62A	SC05	P
BDX62B	SC05	P
BDX62C	SC05	P
BDX63	SC05	P
BDX63A	SC05	P
BDX63B	SC05	P
BDX63C	SC05	P
BDX64	SC05	P
BDX64A	SC05	P
BDX64B	SC05	P
BDX64C	SC05	P
BDX65	SC05	P
BDX65A	SC05	P
BDX65B	SC05	P
BDX65C	SC05	P
BDX66	SC05	P
BDX66A	SC05	P
BDX66B	SC05	P

## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION
BDX66C	SC05	P
BDX67	SC05	P
BDX67A	SC05	P
BDX67B	SC05	P
BDX67C	SC05	P
BDX68	SC05	P
BDX68A	SC05	P
BDX68B	SC05	P
BDX68C	SC05	P
BDX69	SC05	P
BDX69A	SC05	P
BDX69B	SC05	P
BDX69C	SC05	P
BDX77	SC05	P
BDX77F	SC05	P
BDX78	SC05	P
BDX78F	SC05	P
BDX91	SC05	P
BDX92	SC05	P
BDX93	SC05	P
BDX94	SC05	P
BDX95	SC05	P
BDX96	SC05	P
BDY90	SC05	P
BDY91	SC05	P
BDY92	SC05	P
BF198	SC04	Sm
BF199	SC04	Sm
BF240	SC04	Sm
BF241	SC04	Sm
BF245A	SC07	FET
BF245B	SC07	FET
BF245C	SC07	FET
BF246A	SC07	FET
BF246B	SC07	FET
BF246C	SC07	FET
BF247A	SC07	FET
BF247B	SC07	FET
BF247C	SC07	FET
BF256A	SC07	FET

TYPE NUMBER	BOOK	SECTION
BF256B	SC07	FET
BF256C	SC07	FET
BF324	SC04	Sm
BF370	SC04	Sm
BF410A	SC07	FET
BF410B	SC07	FET
BF410C	SC07	FET
BF410D	SC07	FET
BF420	SC04	Sm
BF421	SC04	Sm
BF422	SC04	Sm
BF423	SC04	Sm
BF450	SC04	Sm
BF451	SC04	Sm
BF483	SC04	Sm
BF485	SC04	Sm
BF486	SC04	Sm
BF487	SC04	Sm
BF488	SC04	Sm
BF494	SC04	Sm
BF495	SC04	Sm
BF496	SC04	Sm
BF510	SC07/10	FET/Mm
BF511	SC07/10	FET/Mm
BF512	SC07/10	FET/Mm
BF513	SC07/10	FET/Mm
BF550	SC10	Mm
BF550R	SC10	Mm
BF569	SC10	Mm
BF570	SC10	Mm
BF579	SC10	Mm
BF620	SC10	Mm
BF621	SC10	Mm
BF622	SC10	Mm
BF623	SC10	Mm
BF660	SC10	Mm
BF660R	SC10	Mm
BF689K	SC14	WBT
BF720	SC10	Mm
BF721	SC10	Mm

## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION
BF722	SC10	Mm
BF723	SC10	Mm
BF747	SC14/10	WBT/Mm
BF763	SC14	WBT
BF820	SC10	Mm
BF821	SC10	Mm
BF822	SC10	Mm
BF823	SC10	Mm
BF824	SC10	Mm
BF840	SC10	Mm
BF841	SC10	Mm
BF926	SC04	Sm
BF960	SC07	FET
BF964S	SC07	FET
BF965	SC07	FET
BF966S	SC07	FET
BF970	SC04	Sm
BF970A	SC04	Sm
BF979	SC04	Sm
BF980A	SC07	FET
BF981	SC07	FET
BF982	SC07	FET
BF988	SC07/10	FET/Mm
BF989	SC07/10	FET/Mm
BF990A	SC07/10	FET/Mm
BF990AR	SC07/10	FET/Mm
BF991	SC07/10	FET/Mm
BF992	SC07/10	FET/Mm
BF992R	SC07/10	FET/Mm
BF994S	SC07/10	FET/Mm
BF996S	SC07/10	FET/Mm
BF997	SC07/10	FET/Mm
BF998	SC07/10	FET/Mm
BF998R	SC07/10	FET/Mm
BFG16A	SC14/10	WBT/Mm
BFG17A	SC14/10	WBT/Mm
BFG23	SC14	WBT
BFG25AX	SC14/10	WBT/Mm
BFG31	SC14/10	WBT/Mm
BFG32	SC14	WBT

TYPE NUMBER	BOOK	SECTION
BFG33	SC14/10	WBT/Mm
BFG33X	SC14/10	WBT/Mm
BFG34	SC14	WBT
BFG35	SC14/10	WBT/Mm
BFG51	SC14	WBT
BFG65	SC14	WBT
BFG67	SC14/10	WBT/Mm
BFG67X	SC14/10	WBT/Mm
BFG90A	SC14	WBT
BFG91A	SC14	WBT
BFG92A	SC14/10	WBT/Mm
BFG92AX	SC14/10	WBT/Mm
BFG93A	SC14/10	WBT/Mm
BFG93AX	SC14/10	WBT/Mm
BFG94	SC14/10	WBT/Mm
BFG96	SC14	WBT
BFG97	SC14/10	WBT/Mm
BFG135	SC14/10	WBT/Mm
BFG195	SC14	WBT
BFG197	SC14/10	WBT/Mm
BFG197X	SC14/10	WBT/Mm
BFG198	SC14/10	WBT/Mm
BFP90A	SC14	WBT
BFP91A	SC14	WBT
BFP96	SC14	WBT
BFQ10	SC07	FET
BFQ11	SC07	FET
BFQ12	SC07	FET
BFQ13	SC07	FET
BFQ14	SC07	FET
BFQ15	SC07	FET
BFQ16	SC07	FET
BFQ17	SC14/10	WBT/Mm
BFQ18A	SC14/10	WBT/Mm
BFQ19	SC14/10	WBT/Mm
BFQ22S	SC14	WBT
BFQ23	SC14	WBT
BFQ23C	SC14	WBT
BFQ24	SC14	WBT
BFQ32	SC14	WBT

## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION
BFQ32C	SC14	WBT
BFQ32M	SC14	WBT
BFQ32S	SC14	WBT
BFQ33	SC14	WBT
BFQ33C	SC14	WBT
BFQ34	SC14	WBT
BFQ34T	SC14	WBT
BFQ42	SC08a	RFP
BFQ43	SC08a	RFP
BFQ43S	SC08a	RFP
BFQ51	SC14	WBT
BFQ51C	SC14	WBT
BFQ52	SC14	WBT
BFQ53	SC14	WBT
BFQ63	SC14	WBT
BFQ65	SC14	WBT
BFQ66	SC14	WBT
BFQ67	SC14/10	WBT/Mm
BFQ68	SC14	WBT
BFQ135	SC14	WBT
BFQ136	SC14	WBT
BFQ149	SC14/10	WBT/Mm
BFQ161	SC14	WBT
BFQ162	SC14	WBT
BFQ163	SC14	WBT
BFQ231	SC14	WBT
BFQ231A	SC14	WBT
BFQ232	SC14	WBT
BFQ232A	SC14	WBT
BFQ233	SC14	WBT
BFQ233A	SC14	WBT
BFQ234	SC14	WBT
BFQ235	SC14	WBT
BFQ235A	SC14	WBT
BFQ251	SC14	WBT
BFQ251A	SC14	WBT
BFQ252	SC14	WBT
BFQ252A	SC14	WBT
BFQ253	SC14	WBT
BFQ253A	SC14	WBT

TYPE NUMBER	BOOK	SECTION
BFQ254	SC14	WBT
BFQ255	SC14	WBT
BFQ255A	SC14	WBT
BFQ262	SC14	WBT
BFQ262A	SC14	WBT
BFQ263	SC14	WBT
BFQ263A	SC14	WBT
BFQ265	SC14	WBT
BFQ265A	SC14	WBT
BFQ268	SC14	WBT
BFQ270	SC14	WBT
BFR29	SC07	FET
BFR30	SC07/10	FET/Mm
BFR31	SC07/10	FET/Mm
BFR49	SC14	WBT
BFR53	SC14/10	WBT/Mm
BFR54	SC04	Sm
BFR64	SC14	WBT
BFR65	SC14	WBT
BFR84	SC07	FET
BFR90	SC14	WBT
BFR90A	SC14	WBT
BFR91	SC14	WBT
BFR91A	SC14	WBT
BFR92	SC14/10	WBT/Mm
BFR92A	SC14/10	WBT/Mm
BFR93	SC14/10	WBT/Mm
BFR93A	SC14/10	WBT/Mm
BFR94	SC14	WBT
BFR95	SC14	WBT
BFR96	SC14	WBT
BFR96S	SC14	WBT
BFR106	SC14/10	WBT/Mm
BFR101A	SC07/10	FET/Mm
BFR101B	SC07/10	FET/Mm
BFR134	SC14	WBT
BFR200	SC07/10	FET/Mm
BFS17	SC14/10	WBT
BFS17A	SC14	WBT
BFS18	SC10	Mm



## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION
BFS18R	SC10	Mm
BFS19	SC10	Mm
BFS19R	SC10	Mm
BFS20	SC10	Mm
BFS20R	SC10	Mm
BFS21	SC07	FET
BFS21A	SC07	FET
BFS22A	SC08a	RFP
BFS23A	SC08a	RFP
BFT24	SC14	WBT
BFT25	SC14/10	WBT/Mm
BFT25A	SC14	WBT
BFT44	SC04	Sm
BFT45	SC04	Sm
BFT46	SC07/10	FET/Mm
BFT92	SC14/10	WBT/Mm
BFT93	SC14/10	WBT/Mm
BFW10	SC07	FET
BFW11	SC07	FET
BFW12	SC07	FET
BFW13	SC07	FET
BFW16A	SC14	WBT
BFW17A	SC14	WBT
BFW30	SC14	WBT
BFW61	SC07	FET
BFW92	SC14	WBT
BFW92A	SC14	WBT
BFW93	SC14	WBT
BFX29	SC04	Sm
BFX30	SC04	Sm
BFX34	SC04	Sm
BFX84	SC04	Sm
BFX85	SC04	Sm
BFX87	SC04	Sm
BFX88	SC04	Sm
BFX89	SC14	WBT
BFY50	SC04	Sm
BFY51	SC04	Sm
BFY52	SC04	Sm
BFY55	SC04	Sm

TYPE NUMBER	BOOK	SECTION
BFY90	SC14	WBT
BG2000	SC01	RT
BG2097	SC01	RT
BGD102	SC14	WBM
BGD102E	SC14	WBM
BGD104	SC14	WBM
BGD104E	SC14	WBM
BGD106	SC14	WBM
BGD108	SC14	WBM
BGD502	SC14	WBM
BGD504	SC14	WBM
BGD506	SC14	WBM
BGD508	SC14	WBM
BGE85A	SC14	WBM
BGE88	SC14	WBM
BGE88-01	SC14	WBM
BGE885	SC14	WBM
BGE887	SC14	WBM
BGX885	SC14	WBM
BGY22	SC09	RFP
BGY22A	SC09	RFP
BGY23	SC09	RFP
BGY23A	SC09	RFP
BGY32	SC09	RFP
BGY33	SC09	RFP
BGY35	SC09	RFP
BGY36	SC09	RFP
BGY40A	SC09	RFP
BGY40B	SC09	RFP
BGY41A	SC09	RFP
BGY41B	SC09	RFP
BGY43	SC09	RFP
BGY45A	SC09	RFP
BGY45B	SC09	RFP
BGY45C	SC09	RFP
BGY46A	SC09	RFP
BGY46B	SC09	RFP
BGY47A	SC09	RFP
BGY47F	SC09	RFP
BGY48A	SC09	RFP

## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION
BGY48B	SC09	RFP
BGY48C	SC09	RFP
BGY49A	SC09	RFP
BGY49B	SC09	RFP
BGY50	SC14	WBM
BGY51	SC14	WBM
BGY52	SC14	WBM
BGY53	SC14	WBM
BGY54	SC14	WBM
BGY55	SC14	WBM
BGY56	SC14	WBM
BGY57	SC14	WBM
BGY58	SC14	WBM
BGY58A	SC14	WBM
BGY59	SC14	WBM
BGY60	SC14	WBM
BGY61	SC14	WBM
BGY65	SC14	WBM
BGY67	SC14	WBM
BGY67A	SC14	WBM
BGY70	SC14	WBM
BGY71	SC14	WBM
BGY74	SC14	WBM
BGY75	SC14	WBM
BGY78	SC14	WBM
BGY80	SC14	WBM
BGY81	SC14	WBM
BGY82	SC14	WBM
BGY83	SC14	WBM
BGY84	SC14	WBM
BGY84A	SC14	WBM
BGY85	SC14	WBM
BGY85A	SC14	WBM
BGY85H	SC14	WBM
BGY85H/01	SC14	WBM
BGY86	SC14	WBM
BGY87	SC14	WBM
BGY87B	SC14	WBM
BGY88	SC14	WBM
BGY90A	SC09	RFP

TYPE NUMBER	BOOK	SECTION
BGY90B	SC09	RFP
BGY91A	SC09	RFP
BGY91B	SC09	RFP
BGY93A	SC09	RFP
BGY93B	SC09	RFP
BGY93C	SC09	RFP
BGY94A	SC09	RFP
BGY94B	SC09	RFP
BGY94C	SC09	RFP
BGY95A	SC09	RFP
BGY95B	SC09	RFP
BGY96A	SC09	RFP
BGY96B	SC09	RFP
BGY110A	SC09	RFP
BGY110B	SC09	RFP
BGY580	SC14	WBM
BGY581	SC14	WBM
BGY582	SC14	WBM
BGY583	SC14	WBM
BGY584	SC14	WBM
BGY584A	SC14	WBM
BGY585	SC14	WBM
BGY585A	SC14	WBM
BGY586	SC14	WBM
BGY587	SC14	WBM
BGY587B	SC14	WBM
BGY588	SC14	WBM
BLF145	SC08b	RFP/FET
BLF147	SC08b	RFP/FET
BLF175	SC08b	RFP/FET
BLF177	SC08b	RFP/FET
BLF221	SC08b	RFP/FET
BLF225	SC08b	RFP/FET
BLF241	SC08b	RFP/FET
BLF242	SC08b	RFP/FET
BLF244	SC08b	RFP/FET
BLF245	SC08b	RFP/FET
BLF245B	SC08b	RFP/FET
BLF246	SC08b	RFP/FET
BLF246B	SC08b	RFP/FET

## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION
BLF277	SC08b	RFP/FET
BLF278	SC08b	RFP/FET
BLF346	SC08b	RFP/FET
BLF348	SC08b	RFP/FET
BLF368	SC08b	RFP/FET
BLF378	SC08b	RFP/FET
BLF521	SC08b	RFP/FET
BLF522	SC08b	RFP/FET
BLF543	SC08b	RFP/FET
BLF544	SC08b	RFP/FET
BLF544B	SC08b	RFP/FET
BLF545	SC08b	RFP/FET
BLF546	SC08b	RFP/FET
BLF548	SC08b	RFP/FET
BLT50	SC08a	RFP
BLT80	SC08a	RFP
BLT90/SL	SC08a	RFP
BLT91/SL	SC08a	RFP
BLT92/SL	SC08a	RFP
BLT93/SL	SC08a	RFP
BLU11/SL	SC08a	RFP
BLU15/12	SC08a	RFP
BLU20/12	SC08a	RFP
BLU30/12	SC08a	RFP
BLU30/28	SC08a	RFP
BLU45/12	SC08a	RFP
BLU50	SC08a	RFP
BLU51	SC08a	RFP
BLU52	SC08a	RFP
BLU53	SC08a	RFP
BLU56	SC08a	RFP
BLU60/12	SC08a	RFP
BLU60/28	SC08a	RFP
BLU86	SC08a	RFP
BLU97	SC08a	RFP
BLU98	SC08a	RFP
BLU99	SC08a	RFP
BLV10	SC08a	RFP
BLV11	SC08a	RFP
BLV12	SC08a	RFP

TYPE NUMBER	BOOK	SECTION
BLV20	SC08a	RFP
BLV21	SC08a	RFP
BLV25	SC08a	RFP
BLV30	SC08a	RFP
BLV31	SC08a	RFP
BLV32F	SC08a	RFP
BLV33	SC08a	RFP
BLV33F	SC08a	RFP
BLV36	SC08a	RFP
BLV37	SC08a	RFP
BLV38	SC08a	RFP
BLV45/12	SC08a	RFP
BLV57	SC08a	RFP
BLV59	SC08a	RFP
BLV75/12	SC08a	RFP
BLV80/28	SC08a	RFP
BLV90	SC08a	RFP
BLV90/SL	SC08a	RFP
BLV91	SC08a	RFP
BLV91/SL	SC08a	RFP
BLV92	SC08a	RFP
BLV93	SC08a	RFP
BLV94	SC08a	RFP
BLV95	SC08a	RFP
BLV97	SC08a	RFP
BLV97CE	SC08a	RFP
BLV98	SC08a	RFP
BLV98CE	SC08a	RFP
BLV99	SC08a	RFP
BLV100	SC08a	RFP
BLV101A	SC08a	RFP
BLV101B	SC08a	RFP
BLW29	SC08a	RFP
BLW30	SC08a	RFP
BLW31	SC08a	RFP
BLW32	SC08a	RFP
BLW33	SC08a	RFP
BLW34	SC08a	RFP
BLW50F	SC08a	RFP
BLW60	SC08a	RFP

## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION
BLW60C	SC08a	RFP
BLW76	SC08a	RFP
BLW77	SC08a	RFP
BLW78	SC08a	RFP
BLW79	SC08a	RFP
BLW80	SC08a	RFP
BLW81	SC08a	RFP
BLW83	SC08a	RFP
BLW84	SC08a	RFP
BLW85	SC08a	RFP
BLW86	SC08a	RFP
BLW87	SC08a	RFP
BLW89	SC08a	RFP
BLW90	SC08a	RFP
BLW91	SC08a	RFP
BLW95	SC08a	RFP
BLW96	SC08a	RFP
BLW97	SC08a	RFP
BLW98	SC08a	RFP
BLW99	SC08a	RFP
BLX13	SC08a	RFP
BLX13C	SC08a	RFP
BLX14	SC08a	RFP
BLX15	SC08a	RFP
BLX39	SC08a	RFP
BLX65	SC08a	RFP
BLX65E	SC08a	RFP
BLX65ES	SC08a	RFP
BLX67	SC08a	RFP
BLX68	SC08a	RFP
BLX69A	SC08a	RFP
BLX91A	SC08a	RFP
BLX91CB	SC08a	RFP
BLX92A	SC08a	RFP
BLX93A	SC08a	RFP
BLX94A	SC08a	RFP
BLX94C	SC08a	RFP
BLX95	SC08a	RFP
BLX96	SC08a	RFP
BLX97	SC08a	RFP

TYPE NUMBER	BOOK	SECTION
BLX98	SC08a	RFP
BLY87A	SC08a	RFP
BLY87C	SC08a	RFP
BLY87C/01	SC08a	RFP
BLY88A	SC08a	RFP
BLY88C	SC08a	RFP
BLY88C/01	SC08a	RFP
BLY89A	SC08a	RFP
BLY89C	SC08a	RFP
BLY90	SC08a	RFP
BLY91A	SC08a	RFP
BLY91C	SC08a	RFP
BLY92A	SC08a	RFP
BLY92C	SC08a	RFP
BLY93A	SC08a	RFP
BLY93C	SC08a	RFP
BLY94	SC08a	RFP
BR100/03	SC03	Th
BR101	SC04	Sm
BR210*	SC02	R
BR211*	SC02	R
BR213*	SC02	R
BR216*	SC02	R
BR220*	SC02	R
BRY39	SC04	Sm
BRY56	SC04	Sm
BRY61	SC10	Mm
BRY62	SC10	Mm
BS107	SC07	FET
BS107A	SC07	FET
BS170	SC07	FET
BS208	SC07	FET
BS250	SC07	FET
BSD12	SC07	FET
BSD22	SC07/10	FET/M
BSD212	SC07	FET
BSD213	SC07	FET
BSD214	SC07	FET
BSD215	SC07	FET
BSN204	SC07	FET

## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION
BSN204A	SC07	FET
BSN205	SC07	FET
BSN205A	SC07	FET
BSN254	SC07	FET
BSN254A	SC07	FET
BSN274	SC07	FET
BSN274A	SC07	FET
BSP15	SC10	Mm
BSP16	SC10	Mm
BSP19	SC10	Mm
BSP20	SC10	Mm
BSP30	SC10	Mm
BSP31	SC10	Mm
BSP32	SC10	Mm
BSP33	SC10	Mm
BSP40	SC10	Mm
BSP41	SC10	Mm
BSP42	SC10	Mm
BSP43	SC10	Mm
BSP50	SC10	Mm
BSP51	SC10	Mm
BSP52	SC10	Mm
BSP60	SC10	Mm
BSP61	SC10	Mm
BSP62	SC10	Mm
BSP103	SC07/10	FET/Mm
BSP105	SC07/10	FET/Mm
BSP106	SC07/10	FET/Mm
BSP107	SC07/10	FET/Mm
BSP108	SC07/10	FET/Mm
BSP109	SC07/10	FET/Mm
BSP110	SC07/10	FET/Mm
BSP120	SC07/10	FET/Mm
BSP121	SC07/10	FET/Mm
BSP126	SC07/10	FET/Mm
BSP204	SC07	FET
BSP204A	SC07	FET
BSP205	SC07/10	FET/Mm
BSP206	SC07/10	FET/Mm
BSP220	SC07	FET

TYPE NUMBER	BOOK	SECTION
BSP225	SC07/10	FET/Mm
BSP254	SC07	FET
BSP254A	SC07	FET
BSR12	SC10	Mm
BSR12R	SC10	Mm
BSR13	SC10	Mm
BSR13R	SC10	Mm
BSR14	SC10	Mm
BSR14R	SC10	Mm
BSR15	SC10	Mm
BSR15R	SC10	Mm
BSR16	SC10	Mm
BSR16R	SC10	Mm
BSR17	SC10	Mm
BSR17R	SC10	Mm
BSR17A	SC10	Mm
BSR17AR	SC10	Mm
BSR18	SC10	Mm
BSR18R	SC10	Mm
BSR18A	SC10	Mm
BSR18AR	SC10	Mm
BSR19	SC10	Mm
BSR19A	SC10	Mm
BSR20	SC10	Mm
BSR20A	SC10	Mm
BSR30	SC10	Mm
BSR31	SC10	Mm
BSR32	SC10	Mm
BSR33	SC10	Mm
BSR40	SC10	Mm
BSR41	SC10	Mm
BSR42	SC10	Mm
BSR43	SC10	Mm
BSR50	SC04	Sm
BSR51	SC04	Sm
BSR52	SC04	Sm
BSR56	SC07/10	FET/Mm
BSR57	SC07/10	FET/Mm
BSR58	SC07/10	FET/Mm
BSR60	SC04	Sm

## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION
BSR61	SC04	Sm
BSR62	SC04	Sm
BSS38	SC04	Sm
BSS50	SC04	Sm
BSS51	SC04	Sm
BSS52	SC04	Sm
BSS60	SC04	Sm
BSS61	SC04	Sm
BSS62	SC04	Sm
BSS63	SC10	Mm
BSS63R	SC10	Mm
BSS64	SC10	Mm
BSS64R	SC10	Mm
BSS68	SC04	Sm
BSS83	SC07/10	FET/Mm
BSS84	SC07/10	FET/Mm
BSS87	SC07/10	FET/Mm
BSS89	SC07	FET
BSS91	SC07	FET
BSS92	SC07	FET
BSS100	SC07	FET
BSS123	SC07	FET
BSS131	SC07	FET
BSS138	SC07	FET
BSS192	SC07/10	FET/Mm
BST15	SC10	Mm
BST16	SC10	Mm
BST39	SC10	Mm
BST40	SC10	Mm
BST50	SC10	Mm
BST51	SC10	Mm
BST52	SC10	Mm
BST60	SC10	Mm
BST61	SC10	Mm
BST62	SC10	Mm
BST70A	SC07	FET
BST72A	SC07	FET
BST74A	SC07	FET
BST76A	SC07	FET
BST78	SC07	FET

TYPE NUMBER	BOOK	SECTION
BST80	SC07/10	FET/Mm
BST82	SC07/10	FET/Mm
BST84	SC07/10	FET/Mm
BST86	SC07/10	FET/Mm
BST95	SC07	FET
BST97	SC07	FET
BST100	SC07	FET
BST110	SC07	FET
BST120	SC07/10	FET/Mm
BST122	SC07/10	FET/Mm
BSV15	SC04	Sm
BSV16	SC04	Sm
BSV17	SC04	Sm
BSV52	SC10	Mm
BSV52R	SC10	Mm
BSV64	SC04	Sm
BSV78	SC07	FET
BSV79	SC07	FET
BSV80	SC07	FET
BSV81	SC07	FET
BSW66A	SC04	Sm
BSW67A	SC04	Sm
BSW68A	SC04	Sm
BSX19	SC04	Sm
BSX20	SC04	Sm
BSX32	SC04	Sm
BSX45	SC04	Sm
BSX46	SC04	Sm
BSX47	SC04	Sm
BSX59	SC04	Sm
BSX60	SC04	Sm
BSX61	SC04	Sm
BSX62	SC04	Sm
BSX63	SC04	Sm
BSY95A	SC04	Sm
BT134*	SC03	Tri
BT134W*	SC03	Tri
BT136*	SC03	Tri
BT136F*	SC03	Tri
BT137*	SC03	Tri

## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION
BT137F*	SC03	Tri
BT138*	SC03	Tri
BT138F*	SC03	Tri
BT139*	SC03	Tri
BT139F*	SC03	Tri
BT145*	SC03	Tri
BT148*	SC03	Th
BT149*	SC03	Th
BT150	SC03	Th
BT151*	SC03	Th
BT151F*	SC03	Th
BT152*	SC03	Th
BT153	SC03	Th
BT169*	SC03	Th
BT169W*	SC03	Th
BTA140*	SC03	Tri
BTR59*	SC03	Tri
BTS59*	SC03	Tri
BTV58*	SC03	Th
BTW38*	SC03	Th
BTW40*	SC03	Th
BTW42*	SC03	Th
BTW43*	SC03	Tri
BTW45*	SC03	Th
BTW58*	SC03	Th
BTY79*	SC03	Th
BTY91*	SC03	Th
BU306	SC06	SP
BU306F	SC06	SP
BU505	SC06	SP
BU506	SC06	SP
BU506D	SC06	SP
BU508A	SC06	SP
BU508D	SC06	SP
BU705	SC06	SP
BU706	SC06	SP
BU706D	SC06	SP
BU806	SC06	SP
BU807	SC06	SP
BU808	SC06	SP

TYPE NUMBER	BOOK	SECTION
BU824	SC06	SP
BU826	SC06	SP
BUP22*	SC06	SP
BUP23*	SC06	SP
BUS11	SC06	SP
BUS11A	SC06	SP
BUS12	SC06	SP
BUS12A	SC06	SP
BUS13	SC06	SP
BUS13A	SC06	SP
BUS14	SC06	SP
BUS14A	SC06	SP
BUS21*	SC06	SP
BUS22*	SC06	SP
BUS23*	SC06	SP
BUS24*	SC06	SP
BUS131*	SC06	SP
BUS132*	SC06	SP
BUS133*	SC06	SP
BUT11	SC06	SP
BUT11A	SC06	SP
BUT11F	SC06	SP
BUT11AF	SC06	SP
BUT12	SC06	SP
BUT12A	SC06	SP
BUT12F	SC06	SP
BUT12AF	SC06	SP
BUT18	SC06	SP
BUT18A	SC06	SP
BUT18F	SC06	SP
BUT18AF	SC06	SP
BUT21B	SC06	SP
BUT21C	SC06	SP
BUT21BF	SC06	SP
BUT21CF	SC06	SP
BUT22B	SC06	SP
BUT22C	SC06	SP
BUT22BF	SC06	SP
BUT22CF	SC06	SP
BUT131	SC06	SP

## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION	TYPE NUMBER	BOOK	SECTION
BUV26	SC06	SP	BUW131*	SC06	SP
BUV26A	SC06	SP	BUW132*	SC06	SP
BUV26F	SC06	SP	BUW133*	SC06	SP
BUV26AF	SC06	SP	BUX46	SC06	SP
BUV27	SC06	SP	BUX46A	SC06	SP
BUV27A	SC06	SP	BUX47	SC06	SP
BUV27F	SC06	SP	BUX47A	SC06	SP
BUV27AF	SC06	SP	BUX48	SC06	SP
BUV28	SC06	SP	BUX48A	SC06	SP
BUV28A	SC06	SP	BUX84	SC06	SP
BUV28F	SC06	SP	BUX84F	SC06	SP
BUV28AF	SC06	SP	BUX85	SC06	SP
BUV47	SC06	SP	BUX85F	SC06	SP
BUV47A	SC06	SP	BUX86	SC06	SP
BUV48	SC06	SP	BUX87	SC06	SP
BUV48A	SC06	SP	BUX88	SC06	SP
BUV82	SC06	SP	BUX98	SC06	SP
BUV83	SC06	SP	BUX98A	SC06	SP
BUV89	SC06	SP	BUX99	SC06	SP
BUV90	SC06	SP	BUY89	SC06	SP
BUV90F	SC06	SP	BUK416-100AE/BE	SC13	PM
BUV98(V)	SC06	SP	BUK416-200AE/BE	SC13	PM
BUV98A	SC06	SP	BUK416-1000AE/BE	SC13	PM
BUV298(V)	SC06	SP	BUK417-500AE/BE	SC13	PM
BUV298A	SC06	SP	BUK426-60A/B	SC13	PM
BUW11	SC06	SP	BUK426-100A/B	SC13	PM
BUW11A	SC06	SP	BUK426-200A/B	SC13	PM
BUW12	SC06	SP	BUK426-800A/B	SC13	PM
BUW12A	SC06	SP	BUK426-1000A/B	SC13	PM
BUW12F	SC06	SP	BUK427-400A/B	SC13	PM
BUW12AF	SC06	SP	BUK427-500A/B	SC13	PM
BUW13	SC06	SP	BUK427-600A/B	SC13	PM
BUW13A	SC06	SP	BUK428-500A/B	SC13	PM
BUW13F	SC06	SP	BUK428-800A/B	SC13	PM
BUW13AF	SC06	SP	BUK428-1000A/B	SC13	PM
BUW84	SC06	SP	BUK436-60A/B	SC13	PM
BUW85	SC06	SP	BUK436-100A/B	SC13	PM
BUW86	SC06	SP	BUK436-200A/B	SC13	PM
BUW87	SC06	SP	BUK436-800A/B	SC13	PM
BUW87A	SC06	SP	BUK436-1000A/B	SC13	PM



## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION	TYPE NUMBER	BOOK	SECTION
BUK437-400A/B	SC13	PM	BUK454-500A	SC13	PM
BUK437-500A/B	SC13	PM	BUK454-500B	SC13	PM
BUK437-600A/B	SC13	PM	BUK454-600A	SC13	PM
BUK438-500A/B	SC13	PM	BUK454-600B	SC13	PM
BUK438-800A/B	SC13	PM	BUK454-800A	SC13	PM
BUK438-1000A/B	SC13	PM	BUK454-800B	SC13	PM
BUK439-60A	SC13	PM	BUK455-60A	SC13	PM
BUK441-60A/B	SC13	PM	BUK455-60B	SC13	PM
BUK441-100A/B	SC13	PM	BUK455-100A	SC13	PM
BUK442-60A/B	SC13	PM	BUK455-100B	SC13	PM
BUK442-100A/B	SC13	PM	BUK455-200A	SC13	PM
BUK443-60A/B	SC13	PM	BUK455-200B	SC13	PM
BUK443-100A/B	SC13	PM	BUK455-400A	SC13	PM
BUK444-200A/B	SC13	PM	BUK455-400B	SC13	PM
BUK444-400A/B	SC13	PM	BUK455-500A	SC13	PM
BUK444-500A/B	SC13	PM	BUK455-500B	SC13	PM
BUK444-600A/B	SC13	PM	BUK455-600A	SC13	PM
BUK444-800A/B	SC13	PM	BUK455-600B	SC13	PM
BUK445-60A/B	SC13	PM	BUK456-60A	SC13	PM
BUK445-100A/B	SC13	PM	BUK456-60B	SC13	PM
BUK445-200A/B	SC13	PM	BUK456-100A	SC13	PM
BUK445-400A/B	SC13	PM	BUK456-100B	SC13	PM
BUK445-500A/B	SC13	PM	BUK456-200A	SC13	PM
BUK445-600A/B	SC13	PM	BUK456-200B	SC13	PM
BUK446-800A/B	SC13	PM	BUK456-800A	SC13	PM
BUK446-1000A/B	SC13	PM	BUK456-800B	SC13	PM
BUK451-60A/B	SC13	PM	BUK456-1000A	SC13	PM
BUK451-100A/B	SC13	PM	BUK456-1000B	SC13	PM
BUK452-60A/B	SC13	PM	BUK457-400A	SC13	PM
BUK452-100A/B	SC13	PM	BUK457-400B	SC13	PM
BUK453-60A	SC13	PM	BUK457-500A	SC13	PM
BUK453-60B	SC13	PM	BUK457-500B	SC13	PM
BUK453-100A	SC13	PM	BUK457-600B	SC13	PM
BUK453-100B	SC13	PM	BUK471-60A'	SC13	PM
BUK453-500A	SC13	PM	BUK471-60B'	SC13	PM
BUK453-500B	SC13	PM	BUK471-100A'	SC13	PM
BUK454-200A	SC13	PM	BUK471-100B'	SC13	PM
BUK454-200B	SC13	PM	BUK472-60A'	SC13	PM
BUK454-400A	SC13	PM	BUK472-60B'	SC13	PM
BUK454-400B	SC13	PM	BUK472-100A'	SC13	PM

## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION
BUK472-100B'	SC13	PM
BUK473-60A'	SC13	PM
BUK473-60B'	SC13	PM
BUK473-100A'	SC13	PM
BUK473-100B'	SC13	PM
BUK474-200A'	SC13	PM
BUK474-200B'	SC13	PM
BUK474-400A'	SC13	PM
BUK474-400B'	SC13	PM
BUK474-500A'	SC13	PM
BUK474-500B'	SC13	PM
BUK474-600A'	SC13	PM
BUK474-600B'	SC13	PM
BUK474-800A'	SC13	PM
BUK474-800B'	SC13	PM
BUK475-60A'	SC13	PM
BUK475-60B'	SC13	PM
BUK475-100A'	SC13	PM
BUK475-100B'	SC13	PM
BUK475-200A'	SC13	PM
BUK475-200B'	SC13	PM
BUK475-400A'	SC13	PM
BUK475-400B'	SC13	PM
BUK475-500A'	SC13	PM
BUK475-500B'	SC13	PM
BUK475-600A'	SC13	PM
BUK475-600B'	SC13	PM
BUK476-800A'	SC13	PM
BUK476-800B'	SC13	PM
BUK476-1000A'	SC13	PM
BUK476-1000B'	SC13	PM
BUK539-60A'	SC13	PM
BUK541-60A'	SC13	PM
BUK541-60B'	SC13	PM
BUK541-100A	SC13	PM
BUK541-100B	SC13	PM
BUK542-60A	SC13	PM
BUK542-60B	SC13	PM
BUK542-100A	SC13	PM
BUK542-100B	SC13	PM

TYPE NUMBER	BOOK	SECTION
BUK543-60A	SC13	PM
BUK543-60B	SC13	PM
BUK543-100A	SC13	PM
BUK543-100B	SC13	PM
BUK545-60A	SC13	PM
BUK545-60B	SC13	PM
BUK545-100A	SC13	PM
BUK545-100B	SC13	PM
BUK545-200A	SC13	PM
BUK545-200B	SC13	PM
BUK551-60A'	SC13	PM
BUK551-60B'	SC13	PM
BUK551-100A	SC13	PM
BUK551-100B	SC13	PM
BUK552-60A	SC13	PM
BUK552-60B	SC13	PM
BUK552-100A	SC13	PM
BUK552-100B	SC13	PM
BUK553-60A	SC13	PM
BUK553-60B	SC13	PM
BUK553-100A	SC13	PM
BUK553-100B	SC13	PM
BUK554-200A	SC13	PM
BUK554-200B	SC13	PM
BUK555-60A	SC13	PM
BUK555-60B	SC13	PM
BUK555-100A	SC13	PM
BUK555-100B	SC13	PM
BUK555-200A	SC13	PM
BUK555-200B	SC13	PM
BUK556-60A'	SC13	PM
BUK571-60A'	SC13	PM
BUK571-60A'	SC13	PM
BUK571-60B'	SC13	PM
BUK571-100A'	SC13	PM
BUK571-100B'	SC13	PM
BUK572-60A'	SC13	PM
BUK572-60B'	SC13	PM
BUK572-100A'	SC13	PM
BUK572-100B'	SC13	PM

## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION	TYPE NUMBER	BOOK	SECTION
BUK573-60A*	SC13	PM	BUZ347	SC13	PM
BUK573-60B*	SC13	PM	BUZ348	SC13	PM
BUK573-100A*	SC13	PM	BUZ349	SC13	PM
BUK573-100B*	SC13	PM	BUZ350	SC13	PM
BUK575-60A*	SC13	PM	BUZ351	SC13	PM
BUK575-60B*	SC13	PM	BUZ355	SC13	PM
BUK575-100A*	SC13	PM	BUZ356	SC13	PM
BUK575-100B*	SC13	PM	BUZ357	SC13	PM
BUK575-200A*	SC13	PM	BUZ358	SC13	PM
BUK575-200B*	SC13	PM	BUZ384	SC13	PM
BUK617-500AE	SC13	PM	BUZ385	SC13	PM
BUK617-500BE	SC13	PM	BY228	SC01	R
BUK627-500A	SC13	PM	BY229*	SC02	R
BUK627-500B	SC13	PM	BY229F*	SC02	R
BUK637-400A	SC13	PM	BY249*	SC02	R
BUK637-400B	SC13	PM	BY249F*	SC02	R
BUK637-500A	SC13	PM	BY260*	SC02	R
BUK637-500B	SC13	PM	BY328	SC01	SD
BUK638-500A	SC13	PM	BY329*	SC02	R
BUK638-500B	SC13	PM	BY359*	SC02	R
BUK638-800A*	SC13	PM	BY359F	SC02	R
BUK638-800B*	SC13	PM	BY438	SC01	R
BUK638-1000A*	SC13	PM	BY448	SC01	R
BUK638-1000B*	SC13	PM	BY458	SC01	R
BUK655-500A	SC13	PM	BY505	SC01	R
BUK655-500B	SC13	PM	BY509	SC01	R
BUK657-400A	SC13	PM	BY527	SC01	R
BUK657-400B	SC13	PM	BY584	SC01	R
BUK657-500A	SC13	PM	BY588	SC01	R
BUK657-500B	SC13	PM	BY609	SC01	R
BUK793-60A*	SC13	PM	BY610	SC01	R
BUK795-60A*	SC13	PM	BY614	SC01	R
BUK993-60A*	SC13	PM	BY619	SC01	R
BUK995-60A*	SC13	PM	BY620	SC01	R
BUZ308	SC13	PM	BY627	SC01	R
BUZ310	SC13	PM	BY705	SC01	R
BUZ311	SC13	PM	BY706	SC01	R
BUZ326	SC13	PM	BY707	SC01	R
BUZ330	SC13	PM	BY708	SC01	R
BUZ331	SC13	PM	BY709	SC01	R

## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION
BY710	SC01	R
BY711	SC01	R
BY712	SC01	R
BY713	SC01	R
BY714	SC01	R
BY715	SC01	R
BY716	SC01	R
BY717	SC01	R
BY718	SC01	R
BY719	SC01	R
BY720	SC01	R
BY721	SC01	R
BY722	SC01	R
BY723	SC01	R
BY724	SC01	R
BYD11*	SC01	R
BYD13*	SC01	R
BYD14*	SC01	R
BYD17*	SC01/10	R/Mm
BYD31*	SC01	R
BYD33*	SC01	R
BYD34*	SC01	R
BYD37*	SC01/10	R/Mm
BYD73*	SC01	R
BYD74*	SC01	R
BYD77*	SC01	R
BYM26*	SC01	R
BYM36*	SC01	R
BYM56*	SC01	R
BYP20*	SC02	R
BYP21*	SC02	R
BYP22*	SC02	R
BYQ27*	SC01	R
BYQ28*	SC02	R
BYQ28F*	SC02	R
BYR28*	SC02	R
BYR29*	SC02	R
BYR29F*	SC02	R
BYR30*	SC02	R
BYR34*	SC02	R

TYPE NUMBER	BOOK	SECTION
BYR79*	SC02	R
BYT28*	SC02	R
BYT79*	SC02	R
BYT23OPIV	SC02	R
BYV10*	SC01	R
BYV24*	SC02	R
BYV26*	SC01	R
BYV27*	SC01	R
BYV28*	SC01	R
BYV29*	SC02	R
BYV29F*	SC02	R
BYV30*	SC02	R
BYV31*	SC02	R
BYV32*	SC02	R
BYV32F*	SC02	R
BYV34*	SC02	R
BYV36*	SC01	R
BYV42*	SC02	R
BYV44*	SC02	R
BYV54V	SC02	R
BYV72*	SC02	R
BYV72F*	SC02	R
BYV74*	SC02	R
BYV74F*	SC02	R
BYV79*	SC02	R
BYV92*	SC02	R
BYV95A	SC01	R
BYV95B	SC01	R
BYV95C	SC01	R
BYV96D	SC01	R
BYV96E	SC01	R
BYV118*	SC02	R
BYV118F*	SC02	R
BYV120*	SC02	R
BYV121*	SC02	R
BYV133*	SC02	R
BYV133F*	SC02	R
BYV143*	SC02	R
BYV143F*	SC02	R
BYW25*	SC02	R

## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION
BYW29*	SC02	R
BYW29F*	SC02	R
BYW30*	SC02	R
BYW31*	SC02	R
BYW54	SC01	R
BYW55	SC01	R
BYW56	SC01	R
BYW92*	SC02	R
BYW93*	SC02	R
BYW95A	SC01	R
BYW95B	SC01	R
BYW95C	SC01	R
BYW96D	SC01	R
BYW96E	SC01	R
BYX10G	SC01	R
BYX25*	SC02	R
BYX30*	SC02	R
BYX38*	SC02	R
BYX39*	SC02	R
BYX42*	SC02	R
BYX46*	SC02	R
BYX52*	SC02	R
BYX56*	SC02	R
BYX90G	SC01	R
BYX96*	SC02	R
BYX97*	SC02	R
BYX98*	SC02	R
BYX99*	SC02	R
BZD23	SC01	Vrg
BZD27	SC01/10	Vrg/Mm
BZT03	SC01	Vrg
BZV10	SC01	Vrf
BZV11	SC01	Vrf
BZV12	SC01	Vrf
BZV13	SC01	Vrf
BZV14	SC01	Vrf
BZV37	SC01	Vrf
BZV49*	SC01/10	Vrg/Mm
BZV55*	SC10	Mm
BZV60	SC01	Vrg

TYPE NUMBER	BOOK	SECTION
BZV80	SC01/10	Vrf/Mm
BZV81	SC01/10	Vrf/Mm
BZV84	SC01/10	Vrf/Mm
BZV85*	SC01	Vrg
BZV86	SC01	SD
BZV87	SC01/10	Vrg/Mm
BZW03*	SC01	Vrg
BZW14	SC01	Vrg
BZW86*	SC02	TS
BZX55*	SC01	Vrg
BZX70*	SC02	Vrg
BZX75*	SC01	Vrg
BZX79*	SC01	Vrg
BZX84*	SC01/10	Vrg/Mm
BZY91*	SC02	Vrg
BZY93*	SC02	Vrg
CNG35	SC12	PhC
CNG36	SC12	PhC
CNG40	SC12	PhC
CNG82	SC12	PhC
CNG83	SC12	PhC
CNR36	SC12	PhC
CNS35	SC12	PhC
CNW82	SC12	PhC
CNW83	SC12	PhC
CNX21	SC12	PhC
CNX35	SC12	PhC
CNX35U	SC12	PhC
CNX36	SC12	PhC
CNX36U	SC12	PhC
CNX38	SC12	PhC
CNX38U	SC12	PhC
CNX39	SC12	PhC
CNX39U	SC12	PhC
CNX48	SC12	PhC
CNX48U	SC12	PhC
CNX62	SC12	PhC
CNX62A	SC12	PhC
CNX71	SC12	PhC
CNX72A	SC12	PhC

## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION	TYPE NUMBER	BOOK	SECTION
CNX82A	SC12	PhC	JA101	SC04	Sm
CNX83A	SC12	PhC	JC327	SC04	Sm
CNY17-1	SC12	PhC	JC327A	SC04	Sm
CNY17-2	SC12	PhC	JC328	SC04	Sm
CNY17-3	SC12	PhC	JC337	SC04	Sm
CNY17-4	SC12	PhC	JC337A	SC04	Sm
CQW58A	S8a	I	JC338	SC04	Sm
CQW89A	S8a	I	JC500	SC04	Sm
CQW89B	S8a	I	JC501	SC04	Sm
CQY58A	S8a	I	JC546	SC04	Sm
CQY89A	S8a	I	JC547	SC04	Sm
CQY89F	S8a	I	JC550	SC04	Sm
ESM3045A(V)	SC06	SP	JC556	SC04	Sm
ESM3045D(V)	SC06	SP	JC557	SC04	Sm
ESM4045A(V)	SC06	SP	JC558	SC04	Sm
ESM4045D(V)	SC06	SP	JC559	SC04	Sm
ESM5045D(V)	SC06	SP	JC560	SC04	Sm
ESM6045A(V)	SC06	SP	JF494	SC04	Sm
ESM6045D(V)	SC06	SP	KGZ10	SC17	SEN
Fresnel-lens	SC12	A	KGZ20	SC17	SEN
H11A1	SC12	PhC	KGZ21	SC17	SEN
H11A2	SC12	PhC	KMZ10A	SC17	SEN
H11A3	SC12	PhC	KMZ10A1	SC17	SEN
H11A4	SC12	PhC	KMZ10B	SC17	SEN
H11A5	SC12	PhC	KMZ10C	SC17	SEN
H11B1	SC12	PhC	KP100A	SC17	SEN
H11B2	SC12	PhC	KP100A1	SC17	SEN
H11B3	SC12	PhC	KP101A	SC17	SEN
H11B255	SC12	PhC	KP130AE	SC17	SEN
J108	SC07	FET	KP131AE	SC17	SEN
J109	SC07	FET	KPZ20G	SC17	SEN
J110	SC07	FET	KPZ21G	SC17	SEN
J111	SC07	FET	KPZ21GE	SC17	SEN
J112	SC07	FET	KRX10	SC17	SEN
J113	SC07	FET	KRX11	SC17	SEN
J174	SC07	FET	KTY81-100*	SC17	SEN
J175	SC07	FET	KTY81-200*	SC17	SEN
J176	SC07	FET	KTY83-100*	SC17	SEN
J177	SC07	FET	KTY84-100*	SC17	SEN
JA100	SC04	Sm	KTY85-100*	SC10/17	SEN

## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION	TYPE NUMBER	BOOK	SECTION
KTY86-205	SC17	SEN	MJE13008	SC06	SP
KTY87-205	SC17	SEN	MJE13009	SC06	SP
LAE4001R	SC15	M	MPS3702	SC04	Sm
LAE4002S	SC15	M	MPS3703	SC04	Sm
LAE6000Q	SC15	M	MPS3704	SC04	Sm
LBE2003S	SC15	M	MPS3705	SC04	Sm
LBE2009S	SC15	M	MPS3706	SC04	Sm
LCE2003S	SC15	M	MPS3904	SC04	Sm
LCE2009S	SC15	M	MPS3906	SC04	Sm
LJE42002T	SC15	M	MPS6513	SC04	Sm
LKE21004R	SC15	M	MPS6514	SC04	Sm
LKE21015T	SC15	M	MPS6515	SC04	Sm
LKE21050T	SC15	M	MPS6517	SC04	Sm
LTE21009R	SC15	M	MPS6518	SC04	Sm
LTE21015R	SC15	M	MPS6519	SC04	Sm
LTE21025R	SC15	M	MPS6520	SC04	Sm
LTE4002S	SC15	M	MPS6521	SC04	Sm
LTE42005S	SC15	M	MPS6522	SC04	Sm
LTE42008R	SC15	M	MPS6523	SC04	Sm
LTE42012R	SC15	M	MPS6531	SC04	Sm
LUE2003S	SC15	M	MPS6532	SC04	Sm
LUE2009S	SC15	M	MPS6534	SC04	Sm
LV172E50R	SC15	M	MPS6535	SC04	Sm
LV2024E45R	SC15	M	MPSA05	SC04	Sm
LV2327E40R	SC15	M	MPSA06	SC04	Sm
LV2931E50S	SC15	M	MPSA13	SC04	Sm
LVE21050R	SC15	M	MPSA14	SC04	Sm
LWE2015R	SC15	M	MPSA25	SC04	Sm
LWE2025R	SC15	M	MPSA26	SC04	Sm
LZ1418E100R	SC15	M	MPSA27	SC04	Sm
LZE18100R	SC15	M	MPSA42	SC04	Sm
MCA230	SC12	PhC	MPSA43	SC04	Sm
MCA231	SC12	PhC	MPSA55	SC04	Sm
MCA255	SC12	PhC	MPSA56	SC04	Sm
MCT2	SC12	PhC	MPSA63	SC04	Sm
MCT26	SC12	PhC	MPSA64	SC04	Sm
MJE13004	SC06	SP	MPSA75	SC04	Sm
MJE13005	SC06	SP	MPSA76	SC04	Sm
MJE13006	SC06	SP	MPSA77	SC04	Sm
MJE13007	SC06	SP	MPSA92	SC04	Sm

## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION
MPSA93	SC04	Sm
MRB11175Y	SC15	M
MRB11350Y	SC15	M
MSB11900Y	SC15	M
MX0912B250Y	SC15	M
MX0912B350Y	SC15	M
MZ0912B50Y	SC15	M
MZ0912B100Y	SC15	M
OM200/S2	SC17	SEN
OM286	SC17	SEN
OM286M	SC17	SEN
OM287	SC17	SEN
OM287M	SC17	SEN
OM320	SC14	WBM
OM321	SC14	WBM
OM322	SC14	WBM
OM323	SC14	WBM
OM323A	SC14	WBM
OM335	SC14	WBM
OM336	SC14	WBM
OM337	SC14	WBM
OM337A	SC14	WBM
OM339	SC14	WBM
OM345	SC14	WBM
OM350	SC14	WBM
OM360	SC14	WBM
OM361	SC14	WBM
OM370	SC14	WBM
OM386B	SC17	SEN
OM386M	SC17	SEN
OM387B	SC17	SEN
OM387M	SC17	SEN
OM388B	SC17	SEN
OM389B	SC17	SEN
OM390	SC17	SEN
OM391	SC17	SEN
OM931	SC05	P
OM961	SC05	P
OM2860	SC17	SEN
OM2870	SC17	SEN

TYPE NUMBER	BOOK	SECTION
OSB/M/S9115*	SC02	St
OSB/M/S9215*	SC02	St
OSB/M/S9415*	SC02	St
OSM9510-12	SC02	St
PBYR635/40/45CT	SC02	R
PBYR735/40/45	SC02	R
PBYR735/40/45F	SC02	R
PBYR1035/40/45	SC02	R
PBYR1035/40/45F	SC02	R
PBYR1535/40/45CT	SC02	R
PBYR1535/40/45CTF	SC02	R
PBYR1635/40/45	SC02	R
PBYR1635/40/45F	SC02	R
PBYR2035/40/45CT	SC02	R
PBYR2035/40/45CTF	SC02	R
PBYR2535/40/45CT	SC02	R
PBYR2535/40/45CTF	SC02	R
PBYR3035/40/45PT	SC02	R
PBYR12035/40/45TV	SC02	R
PBYR16035/40/45TV	SC02	R
PBYR30035/40/45CT	SC02	R
PBYR40035/40/45CT	SC02	R
PH2222/A	SC04	Sm
PH2369	SC04	Sm
PH2907	SC04	Sm
PH2907A	SC04	Sm
PH5415	SC04	Sm
PH5416	SC04	Sm
PH6659	SC07	FET
PH6660	SC07	FET
PH6661	SC07	FET
PH13002	SC06	SP
PH13003	SC06	SP
PKB12005U	SC15	M
PKB20010U	SC15	M
PMBD914	SC01/10	SD/Mm
PMBD2835	SC01	SD
PMBD2836	SC01	SD
PMBD2837	SC01	SD
PMBD2838	SC01	SD



## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION	TYPE NUMBER	BOOK	SECTION
PMBD6050	SC01/10	SD/Mm	PMBTA56	SC10	Mm
PMBD6100	SC01	SD	PMBTA63	SC10	Mm
PMBD7000	SC01/10	SD/Mm	PMBTA64	SC10	Mm
PMBF107	SC07	FET	PMBTA92	SC10	Mm
PMBF170	SC07/10	FET/Mm	PMBTA93	SC10	Mm
PMBF4391	SC07/10	FET/Mm	PMBZ5226	SC01	SD
PMBF4392	SC07/10	FET/Mm	PMLL4148	SC01/10	SD/Mm
PMBF4393	SC07/10	FET/Mm	PMLL4150	SC01/10	SD/Mm
PMBFJ108	SC07/10	FET/Mm	PMLL4151	SC01/10	SD/Mm
PMBFJ109	SC07/10	FET/Mm	PMLL4153	SC01/10	SD/Mm
PMBJF110	SC07/10	FET/Mm	PMLL4446	SC01/10	SD/Mm
PMBJF111	SC07/10	FET/Mm	PMLL4448	SC01/10	SD/Mm
PMBJF112	SC07/10	FET/Mm	PMLL5225B to	SC01/10	SD/Mm
PMBJF113	SC07/10	FET/Mm	PMLL5267B	SC01/10	SD/Mm
PMBJF174	SC07/10	FET/Mm	PN2222	SC04	Sm
PMBJF175	SC07/10	FET/Mm	PN2222A	SC04	Sm
PMBJF176	SC07/10	FET/Mm	PN2369	SC04	Sm
PMBJF177	SC07/10	FET/Mm	PN2907	SC04	Sm
PMBT2222	SC10	Mm	PN2907A	SC04	Sm
PMBT2222A	SC10	Mm	PN3439	SC04	Sm
PMBT2369	SC10	Mm	PN3440	SC04	Sm
PMBT2907	SC10	Mm	PN4391	SC07	FET
PMBT2907A	SC10	Mm	PN4392	SC07	FET
PMBT3904	SC10	Mm	PN4393	SC07	FET
PMBT3906	SC10	Mm	PN5415	SC04	Sm
PMBT4401	SC10	Mm	PN5416	SC04	Sm
PMBT4403	SC10	Mm	PO44	SC12	PhC
PMBT5088	SC10	Mm	PO44A	SC12	PhC
PMBT5401	SC10	Mm	PPC5001T	SC15	M
PMBT5550	SC10	Mm	PQC5001T	SC15	M
PMBT5551	SC10	Mm	PRL4001	SC01/10	SD/Mm
PMBT6428	SC10	Mm	PRL4002	SC01/10	SD/Mm
PMBT6429	SC10	Mm	PRL5817	SC01/10	SD/Mm
PMBTA05	SC10	Mm	PRL5818	SC01/10	SD/Mm
PMBTA06	SC10	Mm	PRL5819	SC01/10	SD/Mm
PMBTA13	SC10	Mm	PTB23001X	SC15	M
PMBTA14	SC10	Mm	PTB23003X	SC15	M
PMBTA42	SC10	Mm	PTB23005X	SC15	M
PMBTA43	SC10	Mm	PTB32001X	SC15	M
PMBTA55	SC10	Mm	PTB32003X	SC15	M

## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION
PTB32005X	SC15	M
PTB42001X	SC15	M
PTB42002X	SC15	M
PTB42003X	SC15	M
PVB42004X	SC15	M
PXB16050U	SC15	M
PXT2222	SC10	Mm
PXT2222A	SC10	Mm
PXT2907	SC10	Mm
PXT2907A	SC10	Mm
PXT3904	SC10	Mm
PXT3906	SC10	Mm
PXT4401	SC10	Mm
PXT4403	SC10	Mm
PXTA14	SC10	Mm
PXTA27	SC10	Mm
PXTA64	SC10	Mm
PXTA77	SC10	Mm
PZ1418B15U	SC15	M
PZ1418B30U	SC15	M
PZ1721B12U	SC15	M
PZ1721B25U	SC15	M
PZ2024B10U	SC15	M
PZ2024B20U	SC15	M
PZ2327B15U	SC15	M
PZB16035U	SC15	M
PZB16040U	SC15	M
PZB27020U	SC15	M
PZFJ108	SC07	FET
PZFJ109	SC07	FET
PZFJ110	SC07	FET
PZT2222	SC10	Mm
PZT2222A	SC10	Mm
PZT2907	SC10	Mm
PZT2907A	SC10	Mm
PZT3904	SC10	Mm
PZT3906	SC10	Mm
PZTA05	SC10	Mm
PZTA06	SC10	Mm
PZTA13	SC10	Mm

TYPE NUMBER	BOOK	SECTION
PZTA14	SC10	Mm
PZTA42	SC10	Mm
PZTA43	SC10	Mm
PZTA55	SC10	Mm
PZTA56	SC10	Mm
PZTA63	SC10	Mm
PZTA64	SC10	Mm
PZTA92	SC10	Mm
PZTA93	SC10	Mm
RPW100	SC17	SEN
RPW101	SC17	SEN
RPW102	SC17	SEN
RPY98A	SC17	SEN
RPY98C	SC17	SEN
RPY98F	SC17	SEN
RPY98G	SC17	SEN
RPY98S	SC17	SEN
RPY99A	SC17	SEN
RPY99C	SC17	SEN
RPY99D	SC17	SEN
RPY99F	SC17	SEN
RPY99G	SC17	SEN
RPY99S	SC17	SEN
RPY99P/P5206	SC17	SEN
RPY100	SC17	SEN
RPY102	SC17	SEN
RPY104A	SC17	SEN
RPY104C	SC17	SEN
RPY104D	SC17	SEN
RPY104F	SC17	SEN
RPY104G	SC17	SEN
RPY104S	SC17	SEN
RPY105P/P5206	SC17	SEN
RPY107	SC17	SEN
RPY108P/P5211	SC17	SEN
RPY109	SC17	SEN
RPY109B/P2105	SC17	SEN
RPY222	SC17	SEN
RV3135B5X	SC15	M
RX1011B350Y	SC15	M

## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION	TYPE NUMBER	BOOK	SECTION
RX1214B150Y	SC15	M	TIP117	SC05	P
RX1214B300Y	SC15	M	TIP120	SC05	P
RX2731B90W	SC15	M	TIP121	SC05	P
RX3034B70W	SC15	M	TIP122	SC05	P
RXB12350Y	SC15	M	TIP125	SC05	P
RZ1214B35Y	SC15	M	TIP126	SC05	P
RZ1214B65Y	SC15	M	TIP127	SC05	P
RZ2731B16W	SC15	M	TIP130	SC05	P
RZ2731B32W	SC15	M	TIP131	SC05	P
RZ2731B48W	SC15	M	TIP132	SC05	P
RZ2731B60W	SC15	M	TIP135	SC05	P
RZ3135B14W	SC15	M	TIP136	SC05	P
RZ3135B28W	SC15	M	TIP137	SC05	P
RZ3135B42W	SC15	M	TIP140	SC05	P
RZ3135B50W	SC15	M	TIP141	SC05	P
RZB12050Y	SC15	M	TIP142	SC05	P
RZB12100Y	SC15	M	TIP145	SC05	P
RZB12250Y	SC15	M	TIP146	SC05	P
SL5500	SC12	PhC	TIP147	SC05	P
SL5501	SC12	PhC	TIP2955	SC05	P
SL5504	SC12	PhC	TIP2955T	SC05	P
SL5505S	SC12	PhC	TIP3055	SC05	P
SL5511	SC12	PhC	TIP3055T	SC05	P
TIP29*	SC05	P	VN2406L	SC07	FET
TIP30*	SC05	P	VN2410L	SC07	FET
TIP31*	SC05	P	1N821	SC01	Vrf
TIP32*	SC05	P	1N821A	SC01	Vrf
TIP33*	SC05	P	1N823	SC01	Vrf
TIP34*	SC05	P	1N823A	SC01	Vrf
TIP41*	SC05	P	1N825	SC01	Vrf
TIP42*	SC05	P	1N825A	SC01	Vrf
TIP47	SC06	P	1N827	SC01	Vrf
TIP48	SC06	P	1N827A	SC01	Vrf
TIP49	SC06	P	1N829	SC01	Vrf
TIP50	SC06	P	1N829A	SC01	Vrf
TIP110	SC05	P	1N914	SC01	SD
TIP111	SC05	P	1N916	SC01	SD
TIP112	SC05	P	1N4001D	SC01	R
TIP115	SC05	P	1N4002D	SC01	R
TIP116	SC05	P	1N4003D	SC01	R

## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION
1N4004D	SC01	R
1N4005D	SC01	R
1N4006D	SC01	R
1N4007D	SC01	R
1N4001G	SC01	R
1N4002G	SC01	R
1N4003G	SC01	R
1N4004G	SC01	R
1N4005G	SC01	R
1N4006G	SC01	R
1N4007G	SC01	R
1N4148	SC01	SD
1N4150	SC01	SD
1N4151	SC01	SD
1N4153	SC01	SD
1N4446	SC01	SD
1N4448	SC01	SD
1N4531	SC01	SD
1N4532	SC01	SD
1N4933	SC01	R
1N5059	SC01	R
1N5060	SC01	R
1N5061	SC01	R
1N5062	SC01	R
1N5225 to	SC01	R
1N5267B	SC01	R
2N918	SC14	WBT
2N930	SC04	Sm
2N1613	SC04	Sm
2N1711	SC04	Sm
2N1893	SC04	Sm
2N2219	SC04	Sm
2N2219A	SC04	Sm
2N2222	SC04	Sm
2N2222A	SC04	Sm
2N2297	SC04	Sm
2N2369	SC04	Sm
2N2369A	SC04	Sm
2N2483	SC04	Sm
2N2484	SC04	Sm

TYPE NUMBER	BOOK	SECTION
2N2646	SC04	Sm
2N2894A	SC04	Sm
2N2904	SC04	Sm
2N2904A	SC04	Sm
2N2905	SC04	Sm
2N2905A	SC04	Sm
2N2906	SC04	Sm
2N2906A	SC04	Sm
2N2907	SC04	Sm
2N2907A	SC04	Sm
2N3019	SC04	Sm
2N3020	SC04	Sm
2N3053	SC04	Sm
2N3375	SC08a	RFP
2N3439	SC04	Sm
2N3440	SC04	Sm
2N3553	SC08a	RFP
2N3632	SC08a	RFP
2N3819	SC07	FET
2N3820	SC07	FET
2N3822	SC07	FET
2N3823	SC07	FET
2N3866	SC08a	RFP
2N3904	SC04	Sm
2N3905	SC04	Sm
2N3906	SC04	Sm
2N3924	SC08a	RFP
2N3926	SC08a	RFP
2N3927	SC08a	RFP
2N3966	SC07	FET
2N4030	SC04	Sm
2N4031	SC04	Sm
2N4032	SC04	Sm
2N4033	SC04	Sm
2N4036	SC04	Sm
2N4091	SC07	FET
2N4092	SC07	FET
2N4093	SC07	FET
2N4123	SC04	Sm
2N4124	SC04	Sm

## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION
2N4125	SC04	Sm
2N4126	SC04	Sm
2N4220	SC07	FET
2N4220A	SC07	FET
2N4221	SC07	FET
2N4221A	SC07	FET
2N4222	SC07	FET
2N4222A	SC07	FET
2N4340	SC07	FET
2N4391	SC07	FET
2N4392	SC07	FET
2N4393	SC07	FET
2N4400	SC04	Sm
2N4401	SC04	Sm
2N4402	SC04	Sm
2N4403	SC04	Sm
2N4416	SC07	FET
2N4416A	SC07	FET
2N4427	SC08a	RFP
2N4856	SC07	FET
2N4857	SC07	FET
2N4858	SC07	FET
2N4859	SC07	FET
2N4860	SC07	FET
2N4861	SC07	FET
2N5064	SC03	Tri
2N5086	SC04	Sm
2N5087	SC04	Sm
2N5088	SC04	Sm
2N5116	SC07	FET
2N5400	SC04	Sm
2N5401	SC04	Sm
2N5415	SC04	Sm
2N5416	SC04	Sm
2N5460	SC07	FET
2N5461	SC07	FET
2N5462	SC07	FET
2N5484	SC07	FET
2N5485	SC07	FET
2N5486	SC07	FET

TYPE NUMBER	BOOK	SECTION
2N5550	SC04	Sm
2N5551	SC04	Sm
2N5680	SC04	Sm
2N6027	SC04	Sm
2N6028	SC04	Sm
2N6659	SC07	FET
2N6660	SC07	FET
2N6661	SC07	FET
2N7000	SC07	FET
2N7002	SC07	FET
2PA733	SC04	Sm
2PA1015	SC04	Sm
2PA1015L	SC04	Sm
2PC945	SC04	Sm
2PC1815	SC04	Sm
2PC1815L	SC04	Sm
4N25	SC12	PhC
4N25A	SC12	PhC
4N26	SC12	PhC
4N27	SC12	PhC
4N28	SC12	PhC
4N29	SC12	PhC
4N30	SC12	PhC
4N31	SC12	PhC
4N32	SC12	PhC
4N33	SC12	PhC
4N35	SC12	PhC
4N36	SC12	PhC
4N37	SC12	PhC
4N38	SC12	PhC
4N38A	SC12	PhC
4N46	SC12	PhC
6N135	SC12	PhC
6N136	SC12	PhC
56201d	SC06	A
56201j	SC06	A
56245	SC04/14	A
56246	SC04/14	A
56261a	SC06	A
56264	SC03	A

## Discrete Semiconductors

## Index of type numbers

TYPE NUMBER	BOOK	SECTION
56264a	SC02/03	A
56264b	SC02/03	A
56295	SC03	A
56295a	SC02/03	A
56295b	SC02/03	A
56295c	SC02/03	A
56326	SC06	A
56339	SC06	A
56352	SC06	A
56353	SC06/03	A
56354	SC06/03	A
56359b	SC02/03	A
56359c	SC02/03	A
56359d	SC02/03	A
56360a	SC02/03	A
56363	SC02/03	A
56364	SC02/03	A
56367	SC02/03	A
56368b	SC02/03	A
56368c	SC02/03	A
56369	SC02/03	A
56378	SC02/03	A
56379	SC02/03	A
56387a	SC06	A
56387b	SC06	A
56397	SC01	A

**DATA HANDBOOK SYSTEM**

## DATA HANDBOOK SYSTEM

Our Data Handbook System comprises more than 60 books with specifications on electronic components, subassemblies and materials. It is made up of seven series of handbooks:

INTEGRATED CIRCUITS

DISCRETE SEMICONDUCTORS

DISPLAY COMPONENTS

PASSIVE COMPONENTS\*

PROFESSIONAL COMPONENTS\*\*

MAGNETIC PRODUCTS\*

LIQUID CRYSTAL DISPLAYS

The contents of each series are listed on pages iii to ix.

The data handbooks contain all pertinent data available at the time of publication, and each is revised and reissued periodically.

Where application is given it is advisory and does not form part of the product specification.

Condensed data on the preferred products of Philips Components is given in our Preferred Type Range catalogue (issued annually).

Information on current Data Handbooks and how to obtain a subscription for future issues is available from any of the Organizations listed on the back cover.

Product specialists are at your service and enquiries will be answered promptly.

\* Will replace the Components and materials (green) series of handbooks.

\*\* Will replace the Electron tubes (blue) series of handbooks.



# INTEGRATED CIRCUITS

This series of handbooks comprises:

code	handbook title
<b>IC01</b>	<b>Radio, audio and associated systems</b> Bipolar, MOS
<b>IC02a/b</b>	<b>Video and associated systems</b> Bipolar, MOS
<b>IC03</b>	<b>ICs for Telecom ;</b> Subscriber sets, Cordless Telephones, Mobile/Cellular, Radio Pagers
<b>IC04</b>	<b>HE4000B logic family</b> CMOS
<b>IC05</b>	<b>Advanced Low-power Schottky (ALS) Logic Series</b>
<b>IC06</b>	<b>High-speed CMOS; 74HC/HCT/HCU</b> Logic family
<b>IC07</b>	<b>Advanced CMOS logic (ACL)</b>
<b>Supplement to IC07</b>	<b>Advanced CMOS logic (ACL)</b>
<b>IC08</b>	<b>10/100K ECL Logic/Memory/PLD</b>
<b>IC09</b>	<b>TTL logic series</b>
<b>IC10</b>	<b>Memories</b> MOS, TTL, ECL
<b>IC11</b>	<b>Linear Products</b>
<b>IC12</b>	<b>I<sup>2</sup>C-bus compatible ICs</b>
<b>IC13</b>	<b>Programmable Logic Devices (PLD)</b>
<b>IC14</b>	<b>Microcontrollers</b> NMOS, CMOS
<b>IC15</b>	<b>FAST TTL logic series</b>
<b>Supplement to IC15</b>	<b>FAST TTL logic series</b>
<b>IC16</b>	<b>CMOS integrated circuits for clocks and watches</b>
<b>IC17</b>	<b>ICs for Telecom ;</b> ISDN
<b>IC18</b>	<b>Microprocessors and peripherals</b>
<b>IC19</b>	<b>Data communication products</b>
<b>IC20</b>	<b>8051-based 8-bit microcontrollers</b>
<b>IC23</b>	<b>Advanced BiCMOS interface logic</b>

## DISCRETE SEMICONDUCTORS

This series of data handbooks comprises:

current code	new code	handbook title
S1	SC01	<b>Diodes</b> High-voltage tripler units
S2a	SC02	<b>Power diodes</b>
S2b	SC03	<b>Thyristors and triacs</b>
S3	SC04	<b>Small-signal transistors</b>
S4a	SC05	<b>Low-frequency power transistors and hybrid IC power modules</b>
S4b	SC06	<b>High-voltage and switching power transistors</b>
S5	SC07	<b>Small-signal field-effect transistors</b>
S6	SC08a*	<b>RF power bipolar transistors</b>
	SC08b	<b>RF power MOS transistors</b>
	SC09	<b>RF power modules</b>
S7	SC10	<b>Surface mounted semiconductors</b>
S8b	SC12	<b>Optocouplers</b>
S9	SC13*	<b>PowerMOS transistors</b>
S10	SC14	<b>Wideband transistors and wideband hybrid IC modules</b>
S11	SC15	<b>Microwave transistors</b>
S15**	SC16	<b>Laser diodes</b>
S13	SC17	<b>Semiconductor sensors</b>

\* Not yet issued with the new code in this series of handbooks.

\*\* New handbook in this series; will be issued shortly.

## DISPLAY COMPONENTS

This series of data handbooks comprises:

code      handbook title

---

- DC01      Colour display components**  
Colour TV Picture Tubes and Assemblies  
Colour Monitor Tube Assemblies
- DC02      Monochrome monitor tubes and deflection units**
- DC03      Television tuners, coaxial aerial input assemblies**
- DC04      Loudspeakers**
- DC05      Flyback transformers, mains transformers and  
general-purpose FXC assemblies**

## PASSIVE COMPONENTS

This series of data handbooks comprises:

current code	new code	handbook title
C14	PA01	Electrolytic capacitors; solid and non-solid
C11	PA02	Varistors, thermistors and sensors
C12	PA03	Potentiometers and switches
C7	PA04	Variable capacitors
C22	PA05*	Film capacitors
C15	PA06	Ceramic capacitors
C9	PA07*	Piezoelectric quartz devices
C13	PA08	Fixed resistors

\* Not yet issued with the new code in this series of handbooks.

## PROFESSIONAL COMPONENTS

This series of data handbooks comprises:

current code	new code	handbook title
T3	PC01	High-power klystrons and accessories
T5	PC02*	Cathode-ray tubes
T6	PC03*	Geiger-Müller tubes
T9	PC04	Photo multipliers
T10	PC05	Plumbicon camera tubes and accessories
T11	PC06	Circulators and Isolators
T12	PC07	Vidicon and Newvicon camera tubes and deflection units
T13	PC08	Image intensifiers
T15	PC09	Dry-reed switches
	PC11	Solid state image sensors and peripherals integrated circuits
T9	PC12*	Electron multipliers

\* Not yet issued with the new code in this series of handbooks.

## MAGNETIC PRODUCTS

This series of data handbooks comprises:

current code	new code	handbook title
C4 } C5 }	MA01	Soft Ferrites
C16	MA02*	Permanent magnet materials
C19	MA03*	Piezoelectric ceramics

\* Not yet issued with the new code in this series of handbooks.

# LIQUID CRYSTAL DISPLAYS

current code	new code	handbook title
<b>S14</b>	<b>LCD01</b>	<b>Liquid Crystal Displays and driver ICs for LCDs</b>







**Argentina:** PHILIPS ARGENTINA S.A., Div. Philips Components, Vedia 3892, 1430 BUENOS AIRES, Tel. (01) 541-4261.

**Australia:** PHILIPS COMPONENTS PTY LTD., 11 Waltham Street, ARTARMON, N.S.W. 2064, Tel. (02) 439 3322.

**Austria:** ÖSTERREICHISCHE PHILIPS INDUSTRIE G.m.b.H., UB Bauelements, Triester Str. 64, 1101 WIEN, Tel. (0222) 60 101-820.

**Belgium:** N.V. PHILIPS PROF. SYSTEMS - Components Div., 80 Rue Des Deux Gares, B-1070 BRUXELLES, Tel. (02) 52 56 111.  
**Brazil:** PHILIPS COMPONENTS (Active Devices & LCD) Av. das Nações Unidas, 12495-SAO PAULO-SP, CEP 04578, P.O. Box 7383, Tel. (011) 534-2211. Fax. 011 534 7733.

**Philips Components (Passive Devices & Materials)**  
Av. Francisco Monteiro 702, RIBEIRAO PIREAS-SP, CEP 09400, Tel. (011) 459-9211.

**Canada:** PHILIPS ELECTRONICS LTD., Philips Components, 601 Milner Ave., SCARBOROUGH, Ontario, M1B 1M8, Tel. (416) 292-5161

**(IC Products) PHILIPS COMPONENTS - Signetics Canada LTD.,**  
1 Eva Road, Suite 411, ETOBICOKE, Ontario, M9C 4Z5, Tel. (416) 626-6676.

**Chile:** PHILIPS CHILENA S.A., Av. Santa Maria 0760, SANTIAGO, Tel. (02) 77 38 16.

**Colombia:** IPRELENCO LTDA., Carrera 21 No. 56-17, BOGOTA, D.E., P.O. Box 77621, Tel. (01) 249 7624.

**Denmark:** PHILIPS COMPONENTS A/S, Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. 01-54 11 33.

**Finland:** PHILIPS COMPONENTS, Sinkkaliontie 3, SF-2630 ESPOO, Tel. 358-0-50261.

**France:** PHILIPS COMPOSANTS, 117 Quai du Président Roosevelt, 92134 ISSY-LES-MOULINEAUX Cedex, Tel. (01) 40 93 8000. Fax. 01 40 93 8692.

**Germany:** PHILIPS COMPONENTS UB der Philips G.m.b.H., Burchardstrasse 19, D-2 HAMBURG 1, Tel. (040) 3296-0. Fax. 040 329 69 12.

**Greece:** PHILIPS HELLENIQUE S.A., Components Division, No. 15, 25th March Street, GR 17778 TAVROS, Tel. (01) 48 94 339/48 94 911.

**Hong Kong:** PHILIPS HONG KONG LTD., Components Div., 15/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG, Tel. (0)-42 45 121. Fax. 0 480 69 60.

**India:** PEICO ELECTRONICS & ELECTRICALS LTD., Components Dept., Shivsagar Estate A/Block, P.O. Box 6598, 254-D Dr. Annie Besant Rd., BOMBAY - 40018, Tel. (022) 49 21 500-49 21 515. Fax. 022 494 190 63.

**Indonesia:** P.T. PHILIPS-RALIN ELECTRONICS, Components Div., Setiabudi II Building, 6th Fl., Jalan H.R. Rasuna Said (P.O. Box 223/KBY) Kuningan, JAKARTA 12910, Tel. (021) 51 79 95.

**Ireland:** PHILIPS ELECTRONICS (IRELAND) LTD., Components Division, Newstead, Clonskeagh, DUBLIN 14, Tel. (01) 69 33 55.

**Italy:** PHILIPS S.p.A., Philips Components, Piazza IV Novembre 3, I-20124 MILANO, Tel. (02) 6752.1. Fax. 02 675 226 42.

**Japan:** PHILIPS JAPAN LTD., Components Division, Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. (03) 813-3740-5028. Fax. 03 813 3740 0570.

**Korea (Republic of):** PHILIPS ELECTRONICS (KOREA) LTD., Components Division, Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. (02) 794-5011.

**Malaysia:** PHILIPS MALAYSIA SDN BHD, Components Div., 3 Jalan SS15/2A SUBANG, 47500 PETALING JAYA, Tel. (03) 73 45 511.

**Mexico:** PHILIPS COMPONENTS, Paseo Triunfo de la Republica, No 215 Local 5, Cd Juarez CHI HUA HUA 32340 MEXICO Tel. (16) 18-67-01/02.

**Netherlands:** PHILIPS NEDERLAND B.V., Marktgroep Philips Components, Postbus 90050, 5600 PB EINDHOVEN, Tel. (040) 78 37 49.

**New Zealand:** PHILIPS NEW ZEALAND LTD., Components Division, 110 Mt. Eden Road, C.P.O. Box 1041, AUCKLAND, Tel. (09) 605-914.

**Norway:** NORSK A/S PHILIPS, Philips Components, Box 1, Manglerud 0612, OSLO, Tel. (02) 74 10 10.

**Pakistan:** PHILIPS ELECTRICAL CO. OF PAKISTAN LTD., Philips Markaz, M.A. Jinnah Rd., KARACHI-3, Tel. (021) 7257 72.

**Peru:** CADESA, Carretera Central 6.500, LIMA 3, Apartado 5612, Tel. 51-14-35 00 59.

**Philippines:** PHILIPS ELECTRICAL LAMPS INC. Components Div., 106 Valero St. Salcedo Village, P.O. Box 911, MAKATI, Metro MANILA, Tel. (63-2) 810-0161. Fax. 63 2 817 3474.

**Portugal:** PHILIPS PORTUGUESA S.A.R.L., Av. Eng. Duarte Pacheco 6, 1009 LISBOA Codex, Tel. (019) 6831 21.

**Singapore:** PHILIPS SINGAPORE, PTE LTD., Components Div., Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. 35 02 000.

**South Africa:** S.A. PHILIPS PTY LTD., Components Division, JOHANNESBURG 2000, P.O. Box 7430. Fax. 011 889 3191.

**Spain:** PHILIPS COMPONENTS, Balmes 22, 08007 BARCELONA, Tel. (03) 301 63 12. Fax. 03 301 42 43.

**Sweden:** PHILIPS COMPONENTS, A.B., Tegeluddsvägen 1, S-11584 STOCKHOLM, Tel. (08) 78 21 000.

**Switzerland:** PHILIPS A.G., Components Dept., Allmendstrasse 140-142, CH-8027 ZÜRICH, Tel. (01) 488 22 11.

**Taiwan:** PHILIPS TAIWAN LTD., 581 Min Sheng East Road, P.O. Box 22978, TAIPEI 10446, Taiwan, Tel. 886-2-509 76 66. Fax. 886 2 500 58 99.

**Thailand:** PHILIPS ELECTRICAL CO. OF THAILAND LTD., 283 Silom Road, P.O. Box 961, BANGKOK, Tel. (02) 233-6330-9.

**Turkey:** TÜRK PHILIPS TICARET A.S., Philips Components, Talatpasa Cad. No. 5, 80640 LEVENT/ISTANBUL, Tel. (01) 179 27 70.

**United Kingdom:** PHILIPS COMPONENTS LTD., Mullard House, Torrington Place, LONDON WC1E 7HD, Tel. (071) 580 6633. Fax. 071 436 21 96.

**United States:** (Colour picture tubes - Monochrome & Colour Display Tubes) PHILIPS DISPLAY COMPONENTS COMPANY, 1600 Huron Parkway, P.O. Box 963, ANN ARBOR, Michigan 48106, Tel. 313/996-9400. Fax. 313 761 2886.  
(IC Products) PHILIPS COMPONENTS - Signetics, 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. (408) 991-2000.  
(Passive Components, Discrete Semiconductors, Materials and Professional Components & LCD) PHILIPS COMPONENTS, Discrete Products Division, 2001 West Blue Heron Blvd., P.O. Box 10330, RIVIERA BEACH, Florida 33404, Tel. (407) 881-3200.

**Uruguay:** PHILIPS COMPONENTS, Coronel Mora 433, MONTEVIDEO, Tel. (02) 70-40 44.

**Venezuela:** MAGNETICA S.A., Calle 6, Ed. Las Tres Jotas, CARACAS 1074A, App. Post. 78117, Tel. (02) 241 75 09.

**Zimbabwe:** PHILIPS ELECTRICAL (PVT) LTD., 62 Mutare Road, HARARE, P.O. Box 994, Tel. 47211.

**For all other countries apply to:** Philips Components Division, Strategic Accounts and International Sales, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Telex 35000 phctnl, Fax. +31-40-723753

AS85

© Philips Export B.V. 1991

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

9398 177 60011

# Philips Semiconductors



# PHILIPS